

Description

The SX70N20MP is silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency.

General Features

$V_{DS} = 200V$ $I_D = 70A$

$R_{DS(ON)} < 38m\Omega @ V_{GS}=10V$

Application

Uninterruptible Power Supply(UPS)

Power Factor Correction (PFC)

**Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)**

Symbol	Parameter	Value	Unit
		TO-247-3L	
$VDSS$	Drain-Source Voltage ($V_{GS} = 0V$)	200	V
ID	Continuous Drain Current	70	A
IDM	Pulsed Drain Current (note1)	280	A
VGS	Gate-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy (note2)	1800	mJ
I_{AR}	Avalanche Current (note1)	25	A
E_{AR}	Repetitive Avalanche Energy note1)	20	mJ
P_D	Power Dissipation ($T_c = 25^\circ C$)	367	W
$T_{J, T_{stg}}$	Operating Junction and Storage Temperature Range	-55~+150	$^\circ C$
R_{thJC}	Thermal Resistance, Junction-to-Case	1.5	$^\circ C/W$
R_{thJA}	Thermal Resistance, Junction-to-Ambient	40	$^\circ C/W$

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V(BR)DSS	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{V}$, $I_D = 250\mu\text{A}$	200	220	--	V
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = 200\text{V}$, $V_{GS} = 0\text{V}$, $T_J = 25^\circ\text{C}$	--	--	5	μA
		$V_{DS} = 160\text{V}$, $V_{GS} = 0\text{V}$, $T_J = 125^\circ\text{C}$	--	--	100	
IGSS	Gate-Source Leakage	$V_{GS} = \pm 20\text{V}$	--	--	± 100	nA
VGS(th)	Gate-Source Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250\mu\text{A}$	2.0	3.0	4.0	V
RDS(on)	Drain-Source On-Resistance (Note3)	$V_{GS} = 10\text{V}$, $I_D = 9\text{A}$	--	30	38	$\text{m}\Omega$
Ciss	Input Capacitance	$V_{GS} = 0\text{V}$, $V_{DS}=25\text{V}$, $f=1.0\text{MHz}$	--	3538	--	pF
Coss	Output Capacitance		--	657	--	
Crss	Reverse Transfer Capacitance		--	280	--	
Qg	Total Gate Charge	$V_{DD} = 160\text{V}$, $I_D = 50\text{A}$, $V_{GS} = 10\text{V}$	--	244	--	nC
Qgs	Gate-Source Charge		--	16	--	
Qgd	Gate-Drain Charge		--	144	--	
td(on)	Turn-on Delay Time	$V_{DD}=100\text{V}$, $I_D=50\text{A}$, $R_G=25\ \Omega$	--	53	--	ns
tr	Turn-on Rise Time		--	65	--	
td(off)	Turn-off Delay Time		--	689	--	
tf	Turn-off Fall Time		--	230	--	
Is	Continuous Body Diode Current	$T_c = 25^\circ\text{C}$	--	--	50	A
ISM	Pulsed Diode Forward Current		--	--	200	
VSD	Body Diode Voltage	$T_J = 25^\circ\text{C}$, $I_{SD} = 50\text{A}$, $V_{GS} = 0\text{V}$	--	--	1.4	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0\text{V}$, $I_S = 50\text{A}$, $dI/dt = 100\text{A}/\mu\text{s}$	--	208	--	ns
Q _{rr}	Reverse Recovery Charge		--	2.04	--	μC

Note :

- 1、The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2、The EAS data shows Max. rating . IAS = 25A, VDD = 50V, RG = 25 Ω , Starting TJ = 25 $^\circ\text{C}$
- 3、The test condition is Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 1\%$
- 4、The power dissipation is limited by 150 $^\circ\text{C}$ junction temperature
- 5、The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.

Typical Characteristics




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5:Typical Transfer Characteristics




Figure 6:Typical Body Diode Transfer Characteristics

Typical Characteristics




Figure 7: Source ON Resistance vs Drain Current




Figure 8: Source on Resistance vs Junction Temperature




Figure 9 Typical Threshold Voltage vs Junction Temperature




Figure 10 Typical Breakdown Voltage vs Junction Temperature




Figure 11 Typical Capacitance vs Drain to Source Voltage





Figure 12 Typical Gate Charge vs Gate to Source Voltage

Package Mechanical Data-TO-247-3L

Dim.	Min.	Max.
A	15.0	16.0
B	20.0	21.0
C	41.0	42.0
D	5.0	6.0
E	4.0	5.0
F	2.5	3.5
G	1.75	2.5
H	3.0	3.5
I	8.0	10.0
J	4.9	5.1
K	1.9	2.1
L	3.5	4.0
M	4.75	5.25
N	2.0	3.0
O	0.55	0.75
P	Typ 5.08	
Q	1.2	1.3

Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
TAPING	TO-247-3L		330