


TPS2291xx, 5.5-V, 2-A, 37-mΩ On-Resistance Load Switch

1 Features

- Integrated Single Channel Load Switch
- Input Voltage Range: 1.05 V to 5.5 V
- Low On-Resistance (R_{ON})
 - $R_{ON} = 37 \text{ m}\Omega$ (Typical) at $V_{IN} = 5 \text{ V}$
 - $R_{ON} = 38 \text{ m}\Omega$ (Typical) at $V_{IN} = 3.3 \text{ V}$
 - $R_{ON} = 43 \text{ m}\Omega$ (Typical) at $V_{IN} = 1.8 \text{ V}$
- 2-A Maximum Continuous Switch Current
- Low Quiescent Current
 - 7.7 μA (Typical) at $V_{IN} = 3.3 \text{ V}$
- Low Control Input Threshold Enables Use of 1 V or Higher GPIO
- Controlled Slew Rate
 - $t_R(\text{TPS22914B/15B}) = 64 \mu\text{s}$ at $V_{IN} = 3.3 \text{ V}$
 - $t_R(\text{TPS22914C/15C}) = 913 \mu\text{s}$ at $V_{IN} = 3.3 \text{ V}$
- Quick Output Discharge (TPS22915 only)
- Ultra-Small Wafer-Chip-Scale Package
 - 0.78 mm × 0.78 mm, 0.4-mm Pitch, 0.5-mm Height (YFP)
- ESD Performance Tested per JESD 22
 - 2-kV HBM and 1-kV CDM

2 Applications

- Smartphones, Mobile Phones
- Ultrathin, Ultrabook™ / Notebook PC
- Tablet PC, Phablet
- Wearable Technology
- Solid State Drives
- Digital Cameras



3 Description

The TPS22914/15 is a small, low R_{ON} , single channel load switch with controlled slew rate. The device contains an N-channel MOSFET that can operate over an input voltage range of 1.05 V to 5.5 V and can support a maximum continuous current of 2 A. The switch is controlled by an on and off input, which is capable of interfacing directly with low-voltage control signals.

The small size and low R_{ON} makes the device ideal for being used in space constrained, battery powered applications. The wide input voltage range of the switch makes it a versatile solution for many different voltage rails. The controlled rise time of the device greatly reduces inrush current caused by large bulk load capacitances, thereby reducing or eliminating power supply droop. The TPS22915 further reduces the total solution size by integrating a 143- Ω pull-down resistor for quick output discharge (QOD) when the switch is turned off.


The TPS22914/15 is available in a small, space-saving 0.78 mm × 0.78 mm, 0.4-mm pitch, 0.5-mm height 4-pin Wafer-Chip-Scale (WCSP) package (YFP). The device is characterized for operation over the free-air temperature range of -40°C to $+105^\circ\text{C}$.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22914B	DSBGA (4)	0.78 mm x 0.78 mm
TPS22914C		
TPS22915B		
TPS22915C		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

R_{ON} vs V_{IN} ($I_{OUT} = -200 \text{ mA}$)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1	Features	1
2	Applications	1
3	Description	1
4	Revision History.....	2
5	Device Comparison Table.....	3
6	Pin Configuration and Functions	3
7	Specifications.....	4
7.1	Absolute Maximum Ratings	4
7.2	ESD Ratings	4
7.3	Recommended Operating Conditions	4
7.4	Thermal Information	4
7.5	Electrical Characteristics.....	5
7.6	Switching Characteristics.....	7
7.7	Typical DC Characteristics.....	8
7.8	Typical AC Characteristics (TPS22914B/15B).....	10
7.9	Typical AC Characteristics (TPS22914C/15C)	12
8	Parameter Measurement Information	14
9	Detailed Description	15
9.1	Overview	15
9.2	Functional Block Diagram	15
9.3	Feature Description.....	15
9.4	Device Functional Modes.....	16
10	Application and Implementation	17
10.1	Application Information.....	17
10.2	Typical Application	17
11	Power Supply Recommendations	19
12	Layout.....	19
12.1	Layout Guidelines	19
12.2	Layout Example	20
13	Device and Documentation Support	21
13.1	Documentation Support	21
13.2	Related Links	21
13.3	Receiving Notification of Documentation Updates	21
13.4	Community Resources.....	21
13.5	Trademarks	21
13.6	Electrostatic Discharge Caution	21
13.7	Glossary	22
14	Mechanical, Packaging, and Orderable Information	22

4 Revision History

Changes from Revision C (July 2015) to Revision D	Page
• Changed "TPS22915B" only, to "TPS22915B/C only" in the <i>Electrical Characteristics</i> table	6

Changes from Revision B (September 2014) to Revision C	Page
• Updated T_A ratings in datasheet from 85°C to 105°C.	1

Changes from Revision A (June 2014) to Revision B	Page
• Updated X-axis scales in th Typical Characteristics section.	8

Changes from Original (June 2014) to Revision A	Page
• Initial release of full version.	1

5 Device Comparison Table

DEVICE	R _{ON} at 3.3V (TYPICAL)	t _R at 3.3V (TYPICAL)	QUICK OUTPUT DISCHARGE	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22914B	38 mΩ	64 µs	No	2 A	Active High
TPS22914C	38 mΩ	913 µs	No	2 A	Active High
TPS22915B	38 mΩ	64 µs	Yes	2 A	Active High
TPS22915C	38 mΩ	913 µs	Yes	2 A	Active High

6 Pin Configuration and Functions




Table 1. Pin Description

B	ON	GND
A	VIN	VOUT
	2	1

Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
A1	VOUT	O	Switch output. Place ceramic bypass capacitor(s) between this pin and GND. See the Detailed Description section for more information
A2	VIN	I	Switch input. Place ceramic bypass capacitor(s) between this pin and GND. See the Detailed Description section for more information
B1	GND	—	Device ground
B2	ON	I	Active high switch control input. Do not leave floating

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
V _{IN}	Input voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	6	V
V _{ON}	ON voltage	-0.3	6	V
I _{MAX}	Maximum continuous switch current		2	A
I _{PLS}	Maximum pulsed switch current, pulse < 300 µs, 2% duty cycle		2.5	A
T _J	Maximum junction temperature		125	°C
T _{STG}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000 V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
V _{IN}	Input voltage	1.05	5.5	V	
V _{ON}	ON voltage	0	5.5	V	
V _{OUT}	Output voltage		V _{IN}	V	
V _{IL, ON}	High-level input voltage, ON	V _{IN} = 1.05 V to 5.5 V	1	5.5	V
V _{IL, ON}	Low-level input voltage, ON	V _{IN} = 1.05 V to 5.5 V	0	0.5	V
T _A	Operating free-air temperature range ⁽¹⁾	-40	105	°C	
C _{IN}	Input Capacitor	1 ⁽²⁾		µF	

- (1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(MAX)}] is dependent on the maximum operating junction temperature [T_{J(MAX)}], the maximum power dissipation of the device in the application [P_{D(MAX)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(MAX)} = T_{J(MAX)} - (θ_{JA} × P_{D(MAX)}).
- (2) Refer to the [Detailed Description](#) section.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS2291x	UNIT
		YFP (DSBGA)	
		4 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	193	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	2.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	36	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	12	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	36	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$. **Typical values are for $T_A = 25^{\circ}\text{C}$.**

PARAMETER	TEST CONDITION	T_A	MIL N	TYP	MAX	UNIT
I_Q, V_{IN}	$V_{ON} = 5\text{ V}, I_{OUT} = 0\text{ A}$	$V_{IN} = 5.5\text{ V}$	-40°C to $+85^{\circ}\text{C}$	7.7	10.8	μA
			-40°C to $+105^{\circ}\text{C}$		12.1	
		$V_{IN} = 5\text{ V}$	-40°C to $+85^{\circ}\text{C}$	7.6	9.6	
			-40°C to $+105^{\circ}\text{C}$		11.9	
		$V_{IN} = 3.3\text{ V}$	-40°C to $+85^{\circ}\text{C}$	7.7	9.6	
			-40°C to $+105^{\circ}\text{C}$		12	
		$V_{IN} = 1.8\text{ V}$	-40°C to $+85^{\circ}\text{C}$	8.4	11	
			-40°C to $+105^{\circ}\text{C}$		13.5	
		$V_{IN} = 1.2\text{ V}$	-40°C to $+85^{\circ}\text{C}$	7.4	10.4	
			-40°C to $+105^{\circ}\text{C}$		13.9	
I_Q, V_{IN}	$V_{ON} = 5\text{ V}, I_{OUT} = 0\text{ A}$	$V_{IN} = 1.05\text{ V}$	-40°C to $+85^{\circ}\text{C}$	6.7	10.9	μA
			-40°C to $+105^{\circ}\text{C}$		11.7	
		$V_{IN} = 5.5\text{ V}$	-40°C to $+85^{\circ}\text{C}$	7.7	11.5	
			-40°C to $+105^{\circ}\text{C}$		14.1	
		$V_{IN} = 5\text{ V}$	-40°C to $+85^{\circ}\text{C}$	7.6	11.1	
			-40°C to $+105^{\circ}\text{C}$		13.7	
		$V_{IN} = 3.3\text{ V}$	-40°C to $+85^{\circ}\text{C}$	7.7	10.7	
			-40°C to $+105^{\circ}\text{C}$		13.3	
		$V_{IN} = 1.8\text{ V}$	-40°C to $+85^{\circ}\text{C}$	8.4	11.7	
			-40°C to $+105^{\circ}\text{C}$		13.4	
I_{SD}, V_{IN}	$V_{ON} = 0\text{ V}, V_{OUT} = 0\text{ V}$	$V_{IN} = 5.5\text{ V}$	-40°C to $+85^{\circ}\text{C}$	0.5	2	μA
			-40°C to $+105^{\circ}\text{C}$		3	
		$V_{IN} = 5.0\text{ V}$	-40°C to $+85^{\circ}\text{C}$	0.5	2	
			-40°C to $+105^{\circ}\text{C}$		3	
		$V_{IN} = 3.3\text{ V}$	-40°C to $+85^{\circ}\text{C}$	0.5	2	
			-40°C to $+105^{\circ}\text{C}$		3	
		$V_{IN} = 1.8\text{ V}$	-40°C to $+85^{\circ}\text{C}$	0.5	2	
			-40°C to $+105^{\circ}\text{C}$		3	
		$V_{IN} = 1.2\text{ V}$	-40°C to $+85^{\circ}\text{C}$	0.4	2	
			-40°C to $+105^{\circ}\text{C}$		3	
I_{ON}	ON pin input leakage current	$V_{IN} = 5.5\text{ V}, I_{OUT} = 0\text{ A}$		-40°C to $+105^{\circ}\text{C}$	0.1	μA

Electrical Characteristics (continued)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$. **Typical values are for $T_A = 25^{\circ}\text{C}$.**

PARAMETER	TEST CONDITION	T_A	MN	TYP	MAX	UNIT
R_{ON}	$V_{IN} = 5.5\text{ V}$, $I_{OUT} = -200\text{ mA}$	25°C		37	40	$\text{m}\Omega$
		−40°C to +85°C		51		
		−40°C to +105°C		57		
	$V_{IN} = 5\text{ V}$, $I_{OUT} = -200\text{ mA}$	25°C		37	41	$\text{m}\Omega$
		−40°C to +85°C		51		
		−40°C to +105°C		57		
	$V_{IN} = 4.2\text{ V}$, $I_{OUT} = -200\text{ mA}$	25°C		37	41	$\text{m}\Omega$
		−40°C to +85°C		52		
		−40°C to +105°C		58		
	$V_{IN} = 3.3\text{ V}$, $I_{OUT} = -200\text{ mA}$	25°C		38	41	$\text{m}\Omega$
		−40°C to +85°C		52		
		−40°C to +105°C		59		
V_{HYS}	$V_{IN} = 2.5\text{ V}$, $I_{OUT} = -200\text{ mA}$	25°C		38	42	$\text{m}\Omega$
		−40°C to +85°C		53		
		−40°C to +105°C		58		
	$V_{IN} = 1.8\text{ V}$, $I_{OUT} = -200\text{ mA}$	25°C		43	48	$\text{m}\Omega$
		−40°C to +85°C		59		
		−40°C to +105°C		66		
	$V_{IN} = 1.2\text{ V}$, $I_{OUT} = -200\text{ mA}$	25°C		52	61	$\text{m}\Omega$
		−40°C to +85°C		73		
		−40°C to +105°C		85		
	$V_{IN} = 1.05\text{ V}$, $I_{OUT} = -200\text{ mA}$	25°C		63	96	$\text{m}\Omega$
		−40°C to +85°C		102		
		−40°C to +105°C		107		
$R_{PD}^{(1)}$	$V_{IN} = 5.5\text{ V}$ $V_{IN} = 5\text{ V}$ $V_{IN} = 3.3\text{ V}$ $V_{IN} = 2.5\text{ V}$ $V_{IN} = 1.8\text{ V}$ $V_{IN} = 1.2\text{ V}$ $V_{IN} = 1.05\text{ V}$	25°C		102		mV
				100		
				98		
				96		
				96		
				94		
				92		
$R_{PD}^{(1)}$	Output pull down resistor $V_{IN} = V_{OUT} = 3.3\text{ V}$, $V_{ON} = 0\text{ V}$	−40°C to +105°C		143	200	Ω







(1) TPS22915B/C only.

7.6 Switching Characteristics

Refer to the timing test circuit in [Figure 33](#) (unless otherwise noted) for references to external components used for the test condition in the switching characteristics table. Switching characteristics shown below are only valid for the power-up sequence where VIN is already in steady state condition before the ON pin is asserted high.

PARAMETER	TEST CONDITION	TYP (TPS22914B/15B)	TYP (TPS22914C/15C)	UNIT
V_{IN} = 5 V, V_{ON} = 5 V, T_A = 25°C (unless otherwise noted)				
t _{ON}	Turnon time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	104	1300	μs
t _{OFF}	Turnoff time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	2	2	μs
t _R	V _{OUT} rise time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	89	1277	μs
t _F	V _{OUT} fall time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	2	2	μs
t _D	Delay time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	59	663	μs
V_{IN} = 3.3 V, V_{ON} = 5 V, T_A = 25°C (unless otherwise noted)				
t _{ON}	Turnon time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	83	1077	μs
t _{OFF}	Turnoff time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	2	2	μs
t _R	V _{OUT} rise time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	64	913	μs
t _F	V _{OUT} fall time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	2	2	μs
t _D	Delay time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	52	622	μs
V_{IN} = 1.05 V, V_{ON} = 5 V, T_A = 25°C (unless otherwise noted)				
t _{ON}	Turnon time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	61	752	μs
t _{OFF}	Turnoff time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	3	3	μs
t _R	V _{OUT} rise time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	28	409	μs
t _F	V _{OUT} fall time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	2	2	μs
t _D	Delay time R _L = 10 Ω, C _{IN} = 1 μF, C _{OUT} = 0.1 μF	47	547	μs

7.7 Typical DC Characteristics


Figure 1. I_Q vs V_{IN} (TPS22914B/15B)

Figure 2. I_Q vs V_{IN} (TPS22914C/15C)

Figure 3. I_{SD} vs V_{IN}

Figure 4. R_{ON} vs T_J

Figure 5. R_{ON} vs V_{IN}

Figure 6. R_{ON} vs I_{OUT}

Typical DC Characteristics (continued)




Figure 7. V_{IL} vs V_{IN}




Figure 8. V_{IH} vs V_{IN}




Figure 9. V_{HYS} vs V_{IN}











Figure 10. R_{PD} vs V_{IN}







7.8 Typical AC Characteristics (TPS22914B/15B)


Figure 11. t_R vs V_{IN}

Figure 12. t_D vs V_{IN}

Figure 13. t_F vs V_{IN}

Figure 14. t_{OFF} vs V_{IN}

Figure 15. t_{ON} vs V_{IN}

Figure 16. t_R at $V_{IN} = 5$ V


Typical AC Characteristics (TPS22914B/15B) (continued)




7.9 Typical AC Characteristics (TPS22914C/15C)


Figure 22. t_R vs V_{IN}

Figure 23. t_D vs V_{IN}

Figure 24. t_F vs V_{IN}

Figure 25. t_{OFF} vs V_{IN}

Figure 26. t_{ON} vs V_{IN}

Figure 27. t_R at $V_{IN} = 5 V$

Typical AC Characteristics (TPS22914C/15C) (continued)



8 Parameter Measurement Information



A. Rise and fall times of the control signal is 100ns

Figure 33. Test Circuit




Figure 34. Timing Waveforms


9 Detailed Description

9.1 Overview

The device is a 5.5-V, 2-A load switch in a 4-pin YFP package. To reduce voltage drop for low voltage and high current rails, the device implements an ultra-low resistance N-channel MOSFET which reduces the drop out voltage through the device.

The device has a controlled and fixed slew rate which helps reduce or eliminate power supply droop due to large inrush currents. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 On and Off Control

The ON pins control the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

Feature Description (continued)

9.3.2 Input Capacitor (C_{IN})

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

9.3.3 Output Capacitor (C_L)

Due to the integrated body diode in the MOSFET, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. A C_{IN} to C_L ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup.

9.4 Device Functional Modes

Table 2 describes the connection of the VOUT pin depending on the state of the ON pin.

Table 2. VOUT Connection

ON	TPS22914	TPS22915
L	Open	GND
H	VIN	VIN

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device.

10.2 Typical Application

This typical application demonstrates how the TPS22914 and TPS22915 can be used to power downstream modules.




Figure 35. Typical Application Schematic

10.2.1 Design Requirements

For this design example, use the input parameters shown in [Table 3](#).

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V _{IN}	5 V
Load current	2 A

10.2.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- V_{IN} voltage
- Load Current

10.2.2.1 V_{IN} to V_{OUT} Voltage Drop

The V_{IN} to V_{OUT} voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the V_{IN} conditions of the device. Refer to the R_{ON} specification of the device in the *Electrical Characteristics* table of this datasheet. Once the R_{ON} of the device is determined based upon the V_{IN} conditions, use [Equation 1](#) to calculate the V_{IN} to V_{OUT} voltage drop.

$$\Delta V = I_{LOAD} \times R_{ON}$$

where

- ΔV = voltage drop from V_{IN} to V_{OUT}
 - I_{LOAD} = load current
 - R_{ON} = On-resistance of the device for a specific V_{IN}
- (1)

An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.

10.2.2.2 Inrush Current

To determine how much inrush current is caused by the C_L capacitor, use [Equation 2](#).

$$I_{INRUSH} = C_L \times \frac{dV_{OUT}}{dt}$$

where

- I_{INRUSH} = amount of inrush caused by C_L
 - C_L = capacitance on V_{OUT}
 - dt = rise time in V_{OUT} during the ramp up of V_{OUT} when the device is enabled
 - dV_{OUT} = change in V_{OUT} during the ramp up of V_{OUT} when the device is enabled
- (2)

An appropriate C_L value must be placed on V_{OUT} such that the I_{MAX} and I_{PLS} specifications of the device are not violated.

10.2.3 Application Curves




Figure 36. TPS22914B/15B Inrush Current




Figure 37. TPS22914C/15C Inrush Current

11 Power Supply Recommendations

The device is designed to operate from a VIN range of 1.05 V to 5.5 V. This supply must be well regulated and placed as close to the device terminal as possible with the recommended 1- μ F bypass capacitor. If the supply is located more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 1 μ F may be sufficient.

12 Layout

12.1 Layout Guidelines

1. VIN and VOUT traces must be as short and wide as possible to accommodate for high current.
2. The VIN pin must be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 1- μ F ceramic with X5R or X7R dielectric. This capacitor must be placed as close to the device pins as possible.
3. The VOUT pin must be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the VIN bypass capacitor of X5R or X7R dielectric rating. This capacitor must be placed as close to the device pins as possible.

12.1.1 Thermal Considerations

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short-circuit operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

The maximum IC junction temperature must be restricted to 125°C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(\max)}$ for a given output current and ambient temperature, use [Equation 3](#).

$$P_{D(\max)} = \frac{T_{J(\max)} - T_A}{\theta_{JA}}$$

where

- $P_{D(\max)}$ = maximum allowable power dissipation
- $T_{J(\max)}$ = maximum allowable junction temperature (125°C for the TPS22914/15)
- T_A = ambient temperature of the device
- θ_{JA} = junction to air thermal impedance. Refer to the [Thermal Information](#) table. This parameter is highly dependent upon board layout. (3)

12.2 Layout Example




Figure 38. Recommended Board Layout

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- [Basics of Load Switches](#)
- [Managing Inrush Current](#)
- [Load Switch Thermal Considerations](#)
- [Using the TPS22915BEVM-078 Single Channel Load Switch IC](#)
- [Implementing Ship Mode Using the TPS22915B Load Switches](#)

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS22914B	Click here				
TPS22914C	Click here				
TPS22915B	Click here				
TPS22915C	Click here				

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community **TI's Engineer-to-Engineer (E2E) Community.** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support **TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 Trademarks

E2E is a trademark of Texas Instruments.

Ultrabook is a trademark of Intel.

All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

 ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22914BYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S3	Samples
TPS22914BYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S3	Samples
TPS22914CYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S6	Samples
TPS22914CYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S6	Samples
TPS22915BYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S4	Samples
TPS22915BYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S4	Samples
TPS22915CYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S7	Samples
TPS22915CYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S7	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

23-Apr-2018

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22914BYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22914BYFPR	DSBGA	YFP	4	3000	178.0	9.2	0.85	0.85	0.59	4.0	8.0	Q1
TPS22914BYFPT	DSBGA	YFP	4	250	178.0	9.2	0.85	0.85	0.59	4.0	8.0	Q1
TPS22914BYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22914CYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22914CYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22915BYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22915BYFPR	DSBGA	YFP	4	3000	178.0	9.2	0.85	0.85	0.59	4.0	8.0	Q1
TPS22915BYFPT	DSBGA	YFP	4	250	178.0	9.2	0.85	0.85	0.59	4.0	8.0	Q1
TPS22915BYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22915CYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22915CYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22914BYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22914BYFPR	DSBGA	YFP	4	3000	220.0	220.0	35.0
TPS22914BYFPT	DSBGA	YFP	4	250	220.0	220.0	35.0
TPS22914BYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22914CYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22914CYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22915BYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22915BYFPR	DSBGA	YFP	4	3000	220.0	220.0	35.0
TPS22915BYFPT	DSBGA	YFP	4	250	220.0	220.0	35.0
TPS22915BYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22915CYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22915CYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0




PACKAGE OUTLINE

YFP0004



DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4223507/A 01/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YFP0004

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:50X



SOLDER MASK DETAILS
NOT TO SCALE

4223507/A 01/2017

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YFP0004

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



**SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:50X**

4223507/A 01/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated