- **Provides S−CARD abd M−CARD Power Management for CableCARD™ Applications**
- **Fully Integrated xVCC and xVPP Switching**
- **xVPP Programmed Independent of xVCC**
- **3.3-V, 5-V, and/or 12-V Power Distribution**
- **Low $r_{DS(on)}$ (60-mΩ 3.3-V xVCC Switch and 140-mΩ 5-V xVCC Switch Typical)**
- **Short Circuit and Thermal Protection**
- **150-μA (Maximum) Quiescent Current**
- **Standby Mode: 50-mA Current Limit (Typ)**
- **12-V Supply Can Be Disabled**
- **3.3-V Low-Voltage Mode**
- **Ambient Temperature . . . −40°C to 70°C**
- **Meets PC Card™ Standards**
- **TTL-Logic Compatible Inputs**
- **Available in 24-Pin and 30-Pin SSOP (DB), and 32-Pin TSSOP (DAP) Packages**
- **Break-Before-Make Switching**
- **Internal Power-On Reset**

TPS2214A
DB PACKAGE
(TOP VIEW)



NC − No internal connection

PINOUTS FOR TPS2216A DAP AND DB PACKAGES ARE PROVIDED ON PAGE 2.

description

The TPS2214A and TPS2216A PC Card power-interface switches provide an integrated power-management solution for two PC Cards. All of the discrete power MOSFETs, a logic section, current limiting, and thermal protection for PC Card control are combined on single integrated circuits. These low-cost devices allow the distribution of 3.3-V, 5-V, and/or 12-V power to the card. The current-limiting feature eliminates the need for fuses. Current-limit reporting can help the user isolate a system fault.

The TPS2214A and TPS2216A feature a 3.3-V low-voltage mode that allows for 3.3-V switching without the need for 5-V power. This feature facilitates low-power system designs such as sleep modes where only 3.3 V is available. These devices also have the ability to program the xVPP outputs independent of the xVCC outputs. A standby mode that changes all output-current limits to 50 mA (typical) has been incorporated.

End-equipment applications for these products include: notebook computers, desktop computers, personal digital assistants (PDAs), digital cameras, and bar-code scanners.

The TPS2216A is backward-compatible with the TPS2202A, TPS2206, and TPS2216. The TPS2214A is backward-compatible with the TPS2214.

AVAILABLE OPTIONS

T_A	PACKAGED DEVICES†	
	PLASTIC SMALL OUTLINE (DB)	PowerPAD PLASTIC SMALL OUTLINE™ (DAP)
−40°C to 70°C	TPS2214ADB(R), TPS2216ADB(R)	TPS2216ADAP(R)

† The DB and DAP packages are available in tubes and left-end taped and reeled. Add R suffix to device type (e.g., TPS2216ADBR) for taped and reeled.

TPS2216A
DAP PACKAGE
(TOP VIEW)



TPS2216A
DB PACKAGE
(TOP VIEW)



NC − No internal connection

Terminal Functions

TERMINAL				I/O	DESCRIPTION
NAME	NO.				
	TPS2214	TPS2216			
	DB-24	DB-30	DAP		
3.3V	13, 14	15, 16, 17	16, 17, 18	I	3.3-V input for card power and/or chip power if 5 V is not present
5V	1, 2, 24	1, 2, 30	1, 2, 32	I	5-V input for card power and/or chip power
12V	7, 20	7, 24	8, 25	I	12-V V_{pp} input card power
AVCC	9, 10	9, 10, 11	10, 11, 12	O	VCC output: 3.3-V, 5-V, GND or high impedance to card
AVPP	8	8	9	O	VPP output: 3.3-V, 5-V, 12-V, GND or high impedance to card
BVCC	17, 18	20, 21, 22	21, 22, 23	O	VCC output: 3.3-V, 5-V, GND or high impedance to card
BVPP	19	23	24	O	VPP output: 3.3-V, 5-V, 12-V, GND or high impedance to card
GND	11	12	13		Ground
MODE	22	29	30	I	TPS2206 operation when floating or pulled low; must be pulled high externally for TPS2216A operation. MODE is internally pulled low with a 150-kΩ pulldown resistor.
$\overline{OC}$	15	18	20	O	Logic-level output that goes low when an overcurrent or overtemperature condition exists.
RESET	6	6	7	I	Logic-level reset input active high. Do not connect if $\overline{RESET}$ pin is used. RESET is internally pulled low with a 150-kΩ pulldown resistor.
$\overline{RESET}$	12	14	14	I	Logic-level reset input active low. Do not connect if RESET pin is used. The pin is internally pulled high with a 150-kΩ pullup resistor.
$\overline{STBY}$	16	19	19	I	Logic-level active low input sets the TPS2216 to standby mode and sets all current limits to 50 mA. The pin is internally pulled high with a 150-kΩ pullup resistor.
CLOCK	4	4	5	I	Logic-level clock for serial data word
DATA	3	3	4	I	Logic-level serial data word
LATCH	5	5	6	I	Logic-level latch for serial data word
NC	21, 23	13, 25, 26, 27, 28	3, 15, 26, 27, 28, 29, 31		No internal connection

functional block diagram (pin numbers refer to 30-pin DB package)



† Both 12V pins must be connected together.

absolute maximum ratings over operating virtual free-air temperature (unless otherwise noted)†

Input voltage range for card power: $V_{I(3.3V)}$ . . . . . −0.3 V to 6 V
$V_{I(5V)}$ . . . . . −0.3 V to 6 V
$V_{I(12V)}$ . . . . . −0.3 V to 14 V
Logic input voltage . . . . . −0.3 V to 6 V
Output voltage range: $V_{O(xVCC)}$ . . . . . −0.3 V to 6 V
$V_{O(xVPP)}$ . . . . . −0.3 V to 14 V
Continuous total power dissipation . . . . . See Dissipation Rating Table
Output current: $I_{O(xVCC)}$ . . . . . Internally limited
$I_{O(xVPP)}$ . . . . . Internally limited
Operating virtual junction temperature range, T_J . . . . . −40°C to 125°C
Storage temperature range, T_{stg} . . . . . −55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . 260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25°C$ POWER RATING	DERATING FACTOR‡ ABOVE $T_A = 25°C$	$T_A = 70°C$ POWER RATING	$T_A = 85°C$ POWER RATING
DB	1095 mW	10.99 mW/°C	602 mW	438 mW
DAP	4255 mW	42.55 mW/°C	2340 mW	1702 mW

‡ These devices are mounted on an JEDEC low-k board (2 oz. traces on surface), 1-W power applied.

recommended operating conditions

		MIN	MAX	UNIT
Input voltage, V_I	$V_{I(3.3V)}$	2.7	5.25	V
	$V_{I(5V)}$	2.7	5.25	V
	$V_{I(12V)}$	2.7	13.5	V
Output current, I_O	$I_{O(VCC)}$ at $T_A = 70°C$		750	mA
	$I_{O(VPP)}$ at $T_A = 70°C$		200	mA
Clock frequency			2.5	MHz
Pulse duration	Data	200		ns
	Latch	250		
	Clock	100		
Data hold time§		100		ns
Data setup time§		100		ns
Latch delay time§		100		ns
Clock delay time§		250		ns
Operating virtual junction temperature, T_J		−40	100	°C

§ Refer to Figures 2 and 3.

electrical characteristics, T_J = 25°C, $V_{I(5V)}$ = 5 V, $V_{I(3.3V)}$ = 3.3 V, $V_{I(12V)}$ = 12 V, $\overline{STBY}$ floating, all outputs unloaded (unless otherwise noted)

power switch

PARAMETER				TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Switch resistance†	3.3 V to xVCC, with one or two switches on		T_J = 25°C, $V_{I(5V)}$ = 0 or 5, I_O = 750 mA		60	105	mΩ
				T_J = 85°C, $V_{I(5V)}$ = 0 or 5, I_O = 750 mA		90	140	
		5 V to xVCC, with one or two switches on		T_J = 25°C, I_O = 750 mA		140	185	
				T_J = 85°C, I_O = 750 mA		160	200	
		3.3 V/5 V/12 V to xVPP		T_J = 25°C, I_O = 50 mA		0.7	1.5	Ω
				T_J = 85°C, I_O = 50 mA		1.4	2.5	
		3.3 V/5 V to xVCC		T_J = 25°C, $\overline{STBY}$ = low, I_O = 30 mA		1.4	2	
				T_J = 85°C, $\overline{STBY}$ = low, I_O = 30 mA		2	3	
		3.3 V/5 V/12 V to xVPP		T_J = 25°C, $\overline{STBY}$ = low, I_O = 30 mA		5	7	
				T_J = 85°C, $\overline{STBY}$ = low, I_O = 30 mA		10	16	
	Clamp low voltage	$V_{O(xVCC)}$		$I_{O(xVCC)}$ at 10 mA, After reset		0.275	0.8	V
		$V_{O(xVPP)}$		$I_{O(xVPP)}$ at 10 mA, After reset		0.275	0.8	
I_{lkg}	Leakage current	$I_{O(xVCC)}$ high-impedance state		T_J = 25°C		1	10	µA
				T_J = 85°C		2	50	
		$I_{O(xVPP)}$ high-impedance state		T_J = 25°C		1	10	
				T_J = 85°C		2	50	
I_{OS}	Short-circuit output current limit†	$I_{O(xVCC)}$		T_J = 85°C, Output powered into a short to GND	1		2.5	A
		$I_{O(xVPP)}$			250		500	mA
		Standby mode, $I_{O(xVCC)}$		T_J = 85°C, Output powered into a short to GND, $\overline{STBY}$ = 0 V	35		65	mA
		Standby mode, $I_{O(xVPP)}$			30		60	
	Current limit response time‡	xVCC switch		100-mΩ short circuit		100		µs
		xVPP switch				16		
I_I	Input current§	Normal operation and in reset mode	$I_{I(3.3V)}$	$V_{O(xVCC)}$ = $V_{O(xVPP)}$ = 5 V		0.01	2	µA
			$I_{I(5V)}$			100	120	
			$I_{I(12V)}$			6	10	
			$I_{I(3.3V)}$	$V_{I(5V)}$ = 0, $V_{O(xVCC)}$ = 3.3 V, $V_{O(xVPP)}$ = 12 V		100	120	µA
			$I_{I(5V)}$			0		
			$I_{I(12V)}$			22	30	
		Shutdown mode	$I_{I(3.3V)}$	$V_{O(xVCC)}$ = Hi-Z, $V_{O(xVPP)}$ = Hi-Z			1	µA
			$I_{I(5V)}$				1	
			$I_{I(12V)}$				1	
	Thermal shutdown‡	Trip point, T_J				155		°C
		Hysteresis				10		

† Pulse-testing techniques maintain junction temperature close to ambient temperature (250-µs-wide pulse, less than 0.5% duty cycle); thermal effects must be taken into account separately.
‡ Specified by design, not tested in production.
§ Input currents do not include logic input currents (presented in electrical characteristics for logic section); clock is inactive.
NOTE: $V_{I(3.3V)}$ or $V_{I(5V)}$ must be biased for switches to function.

electrical characteristics, T_J = 25°C, $V_{I(5V)}$ = 5 V, $V_{I(3.3V)}$ = 3.3 V, $V_{I(12V)}$ = 12 V, $\overline{STBY}$ floating, all outputs unloaded (unless otherwise noted) (continued)

logic section (CLOCK, DATA, LATCH, MODE, RESET, $\overline{RESET}$, $\overline{STBY}$, $\overline{OC}$)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Logic input current	$I_{I(RESET)}$ or $I_{I(\overline{RESET})}$†	$V_{I(RESET)}$ = 5 V or $V_{I(\overline{RESET})}$ = 0 V		30	50	µA
		$V_{I(RESET)}$ = 0 V or $V_{I(\overline{RESET})}$ = 5 V			1	
	$I_{I(MODE)}$†	$V_{I(MODE)}$ = 5 V		30	50	
		$V_{I(MODE)}$ = 0 V			1	
	$I_{I(\overline{STBY})}$†	$V_{I(\overline{STBY})}$ = 5 V			1	
		$V_{I(\overline{STBY})}$ = 0 V		30	50	
	$I_{I(CLOCK)}$ or $I_{I(DATA)}$ or $I_{I(LATCH)}$				1	
Logic input high level		$V_{I(5V)}$ = 5 V	2			V
		$V_{I(5V)}$ = 0 V	2			
Logic input low level					0.8	V
Logic output high level, $\overline{OC}$		$V_{I(5V)}$ = 5 V, I_O = 1 mA	$V_{I(5V)}$−0.4			V
		$V_{I(5V)}$ = 0 V, I_O = 1 mA	$V_{I(3.3V)}$−0.4			
Logic output low level, $\overline{OC}$		I_O = 1 mA			0.4	V

† RESET and MODE have internal 150-kΩ pulldown resistors; $\overline{RESET}$ and $\overline{STBY}$ have internal 150-kΩ pullup resistors.

switching characteristics

PARAMETER†		LOAD CONDITION†	TEST CONDITIONS†		MIN	TYP	MAX	UNIT
t_r	Output rise times‡	$C_{L(xVCC)}$ = 0.1 µF, $C_{L(xVPP)}$ = 0.1 µF, $I_{O(xVCC)}$ = 0§, $I_{O(xVPP)}$ = 0§	$V_{O(xVCC)}$			1		ms
			$V_{O(xVPP)}$			0.8		
		$C_{L(xVCC)}$ = 150 µF, $C_{L(xVPP)}$ = 10 µF, $I_{O(xVCC)}$ = 1 A, $I_{O(xVPP)}$ = 50 mA	$V_{O(xVCC)}$			1.2		
			$V_{O(xVPP)}$			2.5		
t_f	Output fall times‡	$C_{L(xVCC)}$ = 0.1 µF, $C_{L(xVPP)}$ = 0.1 µF, $I_{O(xVCC)}$ = 0§, $I_{O(xVPP)}$ = 0§	$V_{O(xVCC)}$			0.01		ms
			$V_{O(xVPP)}$			0.01		
		$C_{L(xVCC)}$ = 150 µF, $C_{L(xVPP)}$ = 10 µF, $I_{O(xVCC)}$ = 1 A, $I_{O(xVPP)}$ = 50 mA	$V_{O(xVCC)}$			3		
			$V_{O(xVPP)}$			8		
t_{pd}	Propagation delay‡	$C_{L(xVCC)}$ = 0.1 µF, $C_{L(xVPP)}$ = 0.1 µF, $I_{O(xVCC)}$ = 0§, $I_{O(xVPP)}$ = 0§	Latch↑ to xVPP (12 V)	$t_{pd(on)}$		3		ms
				$t_{pd(off)}$		25		
			Latch↑ to xVPP (5 V)	$t_{pd(on)}$		0.6		
				$t_{pd(off)}$		8.5		
			Latch↑ to xVPP (3.3 V), $V_{I(5V)}$ = 5 V	$t_{pd(on)}$		0.6		
				$t_{pd(off)}$		9		
			Latch↑ to xVPP (3.3 V), $V_{I(5V)}$ = 0 V	$t_{pd(on)}$		1.4		
				$t_{pd(off)}$		9		
			Latch↑ to xVCC (5 V)	$t_{pd(on)}$		0.3		
				$t_{pd(off)}$		15		
			Latch↑ to xVCC (3.3 V), $V_{I(5V)}$ = 5 V	$t_{pd(on)}$		0.2		
				$t_{pd(off)}$		15		
			Latch↑ to xVCC (3.3 V), $V_{I(5V)}$ = 0 V	$t_{pd(on)}$		0.4		
				$t_{pd(off)}$		15		
		$C_{L(xVCC)}$ = 150 µF, $C_{L(xVPP)}$ = 10 µF, $I_{O(xVCC)}$ = 1 A, $I_{O(xVPP)}$ = 50 mA	Latch↑ to xVPP (12 V)	$t_{pd(on)}$		4.5		
				$t_{pd(off)}$		13		
			Latch↑ to xVPP (5 V)	$t_{pd(on)}$		3.3		
				$t_{pd(off)}$		8		
			Latch↑ to xVPP (3.3 V), $V_{I(5V)}$ = 5 V	$t_{pd(on)}$		3		
				$t_{pd(off)}$		9		
			Latch↑ to xVPP (3.3 V), $V_{I(5V)}$ = 0 V	$t_{pd(on)}$		3		
				$t_{pd(off)}$		9		
			Latch↑ to xVCC (5 V)	$t_{pd(on)}$		1		
				$t_{pd(off)}$		12		
			Latch↑ to xVCC (3.3 V), $V_{I(5V)}$ = 5 V	$t_{pd(on)}$		0.6		
				$t_{pd(off)}$		12		
			Latch↑ to xVCC (3.3 V), $V_{I(5V)}$ = 0 V	$t_{pd(on)}$		1		
				$t_{pd(off)}$		12		

† Refer to *Parameter Measurement Information*
‡ Specified by design: not tested in production.
§ No card inserted, assumes 0.1-µF recommended output capacitor (see Figure 32).

PARAMETER MEASUREMENT INFORMATION

LOAD CIRCUITS



Propagation Delay (xVPP) Propagation Delay (xVCC)

Rise/Fall Time (xVPP) Rise/Fall Time (xVCC)

Turn On/Off Time (xVPP) Turn On/Off Time (xVCC)

VOLTAGE WAVEFORMS

Figure 1. Test Circuits and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D10, see the control logic table.

Figure 2. Serial-Interface Timing for Independent xVPP Switching When MODE = 5 V or 3.3 V



NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D8, see the control logic table.

Figure 3. Serial-Interface Timing When MODE = 0 V or Floating

Table of Timing Diagrams†

	FIGURE
Short-circuit current response, short applied to powered-on 5-V xVCC switch output	4
Short-circuit current response, short applied to powered-on 12-V xVPP switch output	5
$\overline{OC}$ response with ramped load on 5-V xVCC switch output	6
$\overline{OC}$ response with ramped load on 12-V xVPP switch output	7

† Timing tests are conducted at free-air temperature, $V_{I(5V)}$ = 5 V, $V_{I(3.3V)}$ = 3.3 V, $V_{I(12V)}$ = 12 V, C_L = 0.1 µF on each output, $\overline{STBY}$ floating.

PARAMETER MEASUREMENT INFORMATION



Figure 4. Short-Circuit Response, Short Applied to Powered-on 5-V xVCC-Switch Output



Figure 5. Short-Circuit Response, Short Applied to Powered-on 12-V xVPP-Switch Output



Figure 6. $\overline{OC}$ Response With Ramped Load on 5-V xVCC-Switch Output



Figure 7. $\overline{OC}$ Response With Ramped Load on 12-V xVPP-Switch Output

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
$t_{pd(on)}$	Turnon propagation delay time, 3.3-V xVCC switch	vs Load capacitance	8
$t_{pd(off)}$	Turnoff propagation delay time, 3.3-V xVCC switch	vs Load capacitance	9
$t_{pd(on)}$	Turnon propagation delay time, 5-V xVCC switch	vs Load capacitance	10
$t_{pd(off)}$	Turnoff propagation delay time, 5-V xVCC switch	vs Load capacitance	11
$t_{pd(on)}$	Turnon propagation delay time, 12-V xVPP switch	vs Load capacitance	12
$t_{pd(off)}$	Turnoff propagation delay time dc, 12-V xVPP switch	vs Load capacitance	13
t_r	Rise time, 3.3-V xVCC switch	vs Load capacitance	14
t_f	Fall time, 3.3-V xVCC switch	vs Load capacitance	15
t_r	Rise time, 5-V xVCC switch	vs Load capacitance	16
t_f	Fall time, 5-V xVCC switch	vs Load capacitance	17
t_r	Rise time, 12-V xVPP switch	vs Load capacitance	18
t_f	Fall time, 12-V xVPP switch	vs Load capacitance	19
I_I	Input current at $V_{I(xVCC)} = V_{I(xVPP)}$ =3.3 V	vs Junction temperature	20
	Input current at $V_{I(xVCC)} = V_{I(xVPP)}$ =5 V	vs Junction temperature	21
	Input current at $V_{I(xVCC)}$ = 5 V, $V_{I(xVPP)}$ =12 V	vs Junction temperature	22
$r_{DS(on)}$	Static drain-source on-state resistance, 3.3-V xVCC switch	vs Junction temperature	23
	Static drain-source on-state resistance, 5-V xVCC switch	vs Junction temperature	24
	Static drain-source on-state resistance, 12-V xVPP switch	vs Junction temperature	25
$V_{IO(xVCC)}$	DC input-to-output voltage (drop), 3.3-V xVCC switch	vs Load current	26
	DC input-to-output voltage (drop), 5-V xVCC switch	vs Load current	27
$V_{IO(xVPP)}$	DC input-to-output voltage (drop), 12-V xVPP switch	vs Load current	28
I_{OS}	Short-circuit current limit, 3.3-V xVCC switch	vs Junction temperature	29
	Short-circuit current limit, 5-V xVCC switch	vs Junction temperature	30
	Short-circuit current limit, 12-V xVPP switch	vs Junction temperature	31

NOTE: Electrical characteristics tests are conducted at $V_{I(5V)}$ = 5 V, $V_{I(3.3V)}$ = 3.3 V, $V_{I(12V)}$ = 12 V, C_L = 0.1 µF on each output, $\overline{STBY}$ floating (unless otherwise noted on Figures).

TYPICAL CHARACTERISTICS

TURNON PROPAGATION DELAY TIME,
3.3-V xVCC SWITCH
vs
LOAD CAPACITANCE



Figure 8

TURNOFF PROPAGATION DELAY TIME,
3.3-V xVCC SWITCH
vs
LOAD CAPACITANCE



Figure 9

TURNON PROPAGATION DELAY TIME,
5-V xVCC SWITCH
vs
LOAD CAPACITANCE



Figure 10

TURNOFF PROPAGATION DELAY TIME,
5-V xVCC SWITCH
vs
LOAD CAPACITANCE



Figure 11

TYPICAL CHARACTERISTICS

TURNON PROPAGATION DELAY TIME,
12-V xVPP SWITCH
vs
LOAD CAPACITANCE



Figure 12

TURNOFF PROPAGATION DELAY TIME dc
12-V xVPP SWITCH
vs
LOAD CAPACITANCE



Figure 13

RISE TIME, 3.3-V xVCC SWITCH
vs
LOAD CAPACITANCE



Figure 14

FALL TIME, 3.3-V xVCC SWITCH
vs
LOAD CAPACITANCE



Figure 15

TYPICAL CHARACTERISTICS

RISE TIME, 5-V xVCC SWITCH
vs
LOAD CAPACITANCE



Figure 16

FALL TIME, 5-V xVCC SWITCH
vs
LOAD CAPACITANCE



Figure 17

RISE TIME, 12-V xVPP SWITCH
vs
LOAD CAPACITANCE



Figure 18

FALL TIME, 12-V xVPP SWITCH
vs
LOAD CAPACITANCE



Figure 19

TYPICAL CHARACTERISTICS

INPUT CURRENT AT $V_{I(xVCC)}$ = $V_{I(xVPP)}$ = 3.3 V vs JUNCTION TEMPERATURE



Figure 20

INPUT CURRENT AT $V_{I(xVCC)}$ = $V_{I(xVPP)}$ = 5 V vs JUNCTION TEMPERATURE



Figure 21

INPUT CURRENT AT $V_{I(xVCC)}$ = 5 V, $V_{I(xVPP)}$ = 12 V vs JUNCTION TEMPERATURE



Figure 22

STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 3.3-V xVCC SWITCH vs JUNCTION TEMPERATURE



Figure 23

TYPICAL CHARACTERISTICS

STATIC DRAIN-SOURCE ON-STATE RESISTANCE,
5-V xVCC SWITCH
vs
JUNCTION TEMPERATURE



Figure 24

STATIC DRAIN-SOURCE ON-STATE RESISTANCE,
12-V xVPP SWITCH
vs
JUNCTION TEMPERATURE



Figure 25

DC INPUT-TO-OUTPUT VOLTAGE (DROP),
3.3-V xVCC SWITCH
vs
LOAD CURRENT



Figure 26

DC INPUT-TO-OUTPUT VOLTAGE (DROP),
5-V xVCC SWITCH
vs
LOAD CURRENT



Figure 27

TYPICAL CHARACTERISTICS

DC INPUT-TO-OUTPUT VOLTAGE (DROP), 12-V xVPP SWITCH vs LOAD CURRENT



Figure 28

SHORT-CIRCUIT CURRENT LIMIT, 3.3-V xVCC SWITCH vs JUNCTION TEMPERATURE



Figure 29

SHORT-CIRCUIT CURRENT LIMIT, 5-V xVCC SWITCH vs JUNCTION TEMPERATURE



Figure 30

SHORT-CIRCUIT CURRENT LIMIT, 12-V xVPP SWITCH vs JUNCTION TEMPERATURE



Figure 31

APPLICATION INFORMATION

overview

PC Cards were initially introduced as a means to add EEPROM (flash memory) to portable computers with limited onboard memory. The idea of add-in cards quickly took hold; modems, wireless LANs, Global Positioning Satellite System (GPS), multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. To this end, the PCMCIA (Personal Computer Memory Card International Association), comprising members from leading computer, software, PC Card, and semiconductor manufacturers, was established. One key goal was to realize the plug-and-play concept. Cards and hosts from different vendors should be compatible or able to communicate with one another transparently.

PC Card power specification

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the 68 terminals of the PC Card connector. This power interface consists of two V_{CC}, two V_{pp}, and four ground terminals. Multiple V_{CC} and ground terminals minimize connector terminal and line resistance. The two V_{pp} terminals were originally specified as separate signals, but are commonly tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the V_{CC} terminals; flash-memory programming and erase voltage is supplied through the V_{pp} terminals.

designing for voltage regulation

The current PCMCIA specification for output voltage regulation, $V_{O(reg)}$, of the 5-V output is 5% (250 mV). In a typical PC power-system design, the power supply has an output-voltage regulation, $V_{PS(reg)}$, of 2% (100 mV). Also, a voltage drop from the power supply to the PC Card will result from resistive losses, V_{PCB}, in the PCB traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than 1% (50 mV) of the output voltage. Therefore, the allowable voltage drop, V_{DS}, for the TPS2214A or TPS2216A would be the PCMCIA voltage regulation less the power supply regulation and less the PCB and connector resistive drops:

$$V_{DS} = V_{O(reg)} - V_{PS(reg)} - V_{PCB}$$

Typically, this would leave 100 mV for the allowable voltage drop across the 5-V switch. The specification for output voltage regulation of the 3.3-V output is 300 mV; so, using the same equation by deducting the voltage drop percentages (2%) for power-supply regulation and PCB resistive loss (1%), the allowable voltage drop for the 3.3-V switch is 200 mV. The voltage drop is the output current multiplied by the switch resistance of the TPS2214A or TPS2216A. Therefore, the maximum output current, I_O max, that can be delivered to the PC Card in regulation is the allowable voltage drop across the IC, divided by the output-switch resistance.

$$I_O max = \frac{V_{DS}}{r_{DS(on)}}$$

The xVCC outputs can deliver 1 A continuously at 5 V and 3.3 V within regulation over the operating temperature range. The xVPP outputs of the IC can deliver 200 mA continuously.

APPLICATION INFORMATION

designing for voltage regulation (continued)

overcurrent and overtemperature protection

PC Cards are inherently subject to damage that can result from mishandling. Host systems require protection against short-circuited cards that could lead to power-supply or PCB trace damage. Even systems robust enough to withstand a short circuit would still undergo rapid battery discharge into the damaged PC Card, resulting in the rather sudden and unacceptable loss of system power. Most hosts include fuses for protection. However, the reliability of fused systems is poor, as blown fuses require troubleshooting and repair, usually by the manufacturer.

The TPS2214A and TPS2216A take a two-pronged approach to overcurrent protection, which is designed to activate if an output is shorted or when an overcurrent condition is present when switches are powered up. First, instead of fuses, sense FETs monitor each of the xVCC and xVPP power outputs. Unlike sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. Excessive current generates an error signal that limits the output current of only the affected output, preventing damage to the host. Each xVCC output overcurrent limits from 1 A to 2.2 A, typically around 1.6 A; the xVPP outputs limit from 250 mA to 500 mA, typically around 375 mA.

Second, when an overcurrent condition is detected, these devices assert an active low $\overline{OC}$ signal that can be monitored by the microprocessor or controller to initiate diagnostics and/or send the user a warning message. In the event that an overcurrent condition persists, causing the IC to exceed its maximum junction temperature, thermal-protection circuitry activates. This shuts down all power outputs until the device cools to within a safe operating region, which is ensured by a thermal shutdown hysteresis.

12-V supply not required

Many PC Card switches use the externally supplied 12 V to power gate drive and other chip functions; this requires that power be present at all times. The TPS2214A and TPS2216A offer considerable power savings by using an internal charge pump to generate the required higher gate drive voltages from the 5-V or 3.3-V power supplies. Therefore, the external 12-V supply can be disabled except when needed for flash-memory functions, thereby extending battery lifetime. Additional power savings are realized by the IC during shutdown mode, in which quiescent current drops to a maximum of 1 μA.

3.3-V low-voltage mode

The TPS2214A and TPS2216A will operate in 3.3-V low-voltage mode when 3.3 V is the only available input voltage ($V_{I(5V)}$ = 0, $V_{I(12V)}$ = 0). This feature allows host and PC Cards to be operated in low-power 3.3-V-only modes such as sleep modes. Note that in this operation mode, the IC will derive its bias current from the 3.3-V input pin and can only provide 3.3 V to the outputs.

voltage transitioning requirement

PC Cards are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2214A and TPS2216A meet all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed 3.3-V/5-V systems by first powering the card with 5 V, then polling it to determine its 3.3-V compatibility. The PCMCIA specification requires that the capacitors on 3.3-V-compatible cards be discharged to below 0.8 V before applying 3.3-V power. This action ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge and functions as a power reset. PC Card specification requires that V_{CC} be discharged within 100 ms. PC Card resistance can not be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes. The TPS2214A and TPS2216A include discharge transistors on all xVCC and xVPP outputs to meet the specification requirement.

APPLICATION INFORMATION

designing for voltage regulation (continued)

shutdown mode

In the shutdown mode, which can be controlled by bit D8 of the input serial DATA word, each of the xVCC and xVPP outputs is forced to a high-impedance state. In this mode, the chip quiescent current is limited to 1 μA or less to conserve battery power.

standby mode

The TPS2214A and TPS2216A can be put in standby mode by pulling $\overline{\text{STBY}}$ low to conserve power during low-power operation. In this mode, all of the power outputs (xVCC and xVPP) will have a nominal current limit of 50 mA. $\overline{\text{STBY}}$ has an internal 150-kΩ pullup resistor. The output-switch status of the device must be set, allowing the output capacitors to charge, prior to enabling the standby mode. Changing the setting of the output switches with the device in standby mode may cause an overcurrent response to be generated.

mode

The mode pin programs the switches in either TPS2214A/TPS2216A or TPS2206 mode. An internal 150-kΩ pulldown resistor is connected to the pin. Floating or pulling the mode pin low sets the switches in TPS2206 mode; pulling the mode pin high sets the switches in TPS2214A/TPS2216A mode. In TPS2206 mode, xVPP outputs are dependent on xVCC outputs. In TPS2214A/TPS2216A mode, xVPP is programmed independent of xVCC. Refer to TPS2214A/TPS2216A control-logic tables for more information.

power-supply considerations

The TPS2214A and TPS2216A have multiple pins for each of its 3.3-V and 5-V power inputs and for the switched xVCC outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is higher than that specified, resulting in increased voltage drops and less power. It is recommended that all input and output power pins be paralleled for optimum operation. Because the two 12-V pins are not internally connected, they must be tied together externally.

To increase the noise immunity of the TPS2214A and TPS2216A, the power-supply inputs should be bypassed with a 1-μF electrolytic or tantalum capacitor paralleled by a 0.047-μF to 0.1-μF ceramic capacitor. It is strongly recommended that the switched outputs be bypassed with a 0.1-μF (or larger) ceramic capacitor; doing so improves the immunity of the IC to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the IC and the load. High switching currents can produce large negative voltage transients, which forward biases substrate diodes, resulting in unpredictable performance. Similarly, no pin should be taken, or allowed to fall, below −0.3 V.

RESET and $\overline{\text{RESET}}$ inputs

To ensure that cards are in a known state after power brownouts or system initialization, the PC Cards should be reset at the same time as the host by applying low impedance paths from xVCC and xVPP terminals to ground. A low-impedance output state allows discharging of residual voltage remaining on PC Card filter capacitance, permitting the system (host and PC Cards) to be powered up concurrently. The active-high RESET or active low $\overline{\text{RESET}}$ input will close internal switches S1, S4, S7, and S11 with all other switches left open. The TPS2214A and TPS2216A remain in the low-impedance output state until the signal is deasserted and further data is clocked in and latched. The input serial data can not be latched during reset mode. RESET and $\overline{\text{RESET}}$ are provided for direct compatibility with systems that use either an active-low or active-high reset voltage supervisor. The RESET pin has an internal 150-kΩ pulldown resistor and the $\overline{\text{RESET}}$ pin has an internal 150-kΩ pullup resistor. The device will be reset automatically when powered up.

APPLICATION INFORMATION

calculating junction temperature

The switch resistance, $r_{DS(on)}$, is dependent on the junction temperature, T_J, of the die. The junction temperature is dependent on both $r_{DS(on)}$ and the current through the switch. To calculate T_J, first find $r_{DS(on)}$ from Figures 23 through 25, using an initial temperature estimate about 50°C above ambient. Then calculate the power dissipation for each switch, using the formula:

$$P_D = r_{DS(on)} \times I^2$$

Next, sum the power dissipation of all switches and calculate the junction temperature:

$$T_J = \left(\sum P_D \times R_{\theta JA}\right) + T_A$$

Where:

$R_{\theta JA}$ is the inverse of the derating factor given in the dissipation rating table.

Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.

logic inputs and outputs

The serial interface consists of DATA, CLOCK, and LATCH leads. The data is clocked in on the positive edge of the clock (see Figures 2 and 3). The 11-bit (D0−D10) serial data word is loaded during the positive edge of the latch signal. The positive edge of the latch signal should occur before the next positive edge of the clock occurs.

The TPS2216 serial interfaces are compatible with serial-interface PCMCIA controllers and current PCMCIA and Japan Electronic Industry Development Association (JEIDA) standards.

An overcurrent output ($\overline{OC}$) is provided to indicate an overcurrent or overtemperature condition in any of the xVCC and xVPP outputs as previously discussed.

APPLICATION INFORMATION

TPS2214A/TPS2216A control logic

TPS2214A/TPS2216A mode (MODE pulled high)

xVPP

	AVPP CONTROL SIGNALS			OUTPUT V_AVPP	BVPP CONTROL SIGNALS				OUTPUT V_BVPP
D8 ($\overline{SHDN}$)	D0	D1	D9		D8 ($\overline{SHDN}$)	D4	D5	D10	
1	0	0	X	0 V	1	0	0	X	0 V
1	0	1	0	3.3 V	1	0	1	0	3.3 V
1	0	1	1	5 V	1	0	1	1	5 V
1	1	0	X	12 V	1	1	0	X	12 V
1	1	1	X	Hi-Z	1	1	1	X	Hi-Z
0	X	X	X	Hi-Z	0	X	X	X	Hi-Z

xVCC

	AVCC CONTROL SIGNALS		OUTPUT V_AVCC	BVCC CONTROL SIGNALS			OUTPUT V_BVCC
D8 ($\overline{SHDN}$)	D3	D2		D8 ($\overline{SHDN}$)	D6	D7	
1	0	0	0 V	1	0	0	0 V
1	0	1	3.3 V	1	0	1	3.3 V
1	1	0	5 V	1	1	0	5 V
1	1	1	0 V	1	1	1	0 V
0	X	X	Hi-Z	0	X	X	Hi-Z

TPS2206 mode (MODE floating or pulled low)

xVPP

	AVPP CONTROL SIGNALS		OUTPUT V_AVPP	BVPP CONTROL SIGNALS			OUTPUT V_BVPP
D8 ($\overline{SHDN}$)	D0	D1		D8 ($\overline{SHDN}$)	D4	D5	
1	0	0	0 V	1	0	0	0 V
1	0	1	V_AVCC	1	0	1	V_BVCC
1	1	0	12 V	1	1	0	12 V
1	1	1	Hi-Z	1	1	1	Hi-Z
0	X	X	Hi-Z	0	X	X	Hi-Z

xVCC

	AVCC CONTROL SIGNALS		OUTPUT V_AVCC	BVCC CONTROL SIGNALS			OUTPUT V_BVCC
D8 ($\overline{SHDN}$)	D3	D2		D8 ($\overline{SHDN}$)	D6	D7	
1	0	0	0 V	1	0	0	0 V
1	0	1	3.3 V	1	0	1	3.3 V
1	1	0	5 V	1	1	0	5 V
1	1	1	0 V	1	1	1	0 V
0	X	X	Hi-Z	0	X	X	Hi-Z

APPLICATION INFORMATION

ESD protections (see Figure 32)

All TPS2214A and TPS2216A inputs and outputs incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model discharge as defined in MIL-STD-883C, Method 3015. The xVCC and xVPP outputs can be exposed to potentially higher discharges from the external environment through the PC Card connector. Bypassing the outputs with 0.1-μF capacitors protects the devices from discharges up to 10 kV.



† Maximum recommended output capacitance for xVCC is 220 μF and for xVPP is 10 μF without $\overline{OC}$ glitch when switches are powered on.

Figure 32. Detailed Interconnections and Capacitor Recommendations

APPLICATION INFORMATION

12-V flash memory supply

The TPS6734 is a fixed 12-V output boost converter capable of delivering 120 mA from inputs as low as 2.7 V. The device is pin-for-pin compatible with the MAX734 regulator and offers the following advantages: lower supply current, wider operating input-voltage range, and higher output currents. As shown in Figure 33, the only external components required are: an inductor, a Schottky rectifier, an output filter capacitor, an input filter capacitor, and a small capacitor for loop compensation. The entire converter occupies less than 0.7 in^2 of PCB space when implemented with surface-mount components. An enable input is provided to shut the converter down and reduce the supply current to 3 μA when 12 V is not needed.

The TPS6734 is a 170-kHz current-mode PWM (pulse-width modulation) controller with an n-channel MOSFET power switch. Gate drive for the switch is derived from the 12-V output after start-up to minimize the die area needed to realize the 0.7-Ω MOSFET and improve efficiency at input voltages below 5 V. Soft start is accomplished with the addition of one small capacitor. A 1.22-V reference (pin 2) is brought out for external use. For additional information, see the TPS6734 data sheet (SLVS127).



NOTE A: The enable terminal can be tied to a general-purpose I/O terminal on the PCMCIA controller or tied high.

Figure 33. TPS2216A with TPS6734 12-V, 120-mA Supply

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2214ADB	ACTIVE	SSOP	DB	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 70	TPS2214A	Samples
TPS2216ADAP	ACTIVE	HTSSOP	DAP	32	46	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 70	TPS2216A	Samples
TPS2216ADAPG4	ACTIVE	HTSSOP	DAP	32	46	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 70	TPS2216A	Samples
TPS2216ADB	ACTIVE	SSOP	DB	30	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 70	TPS2216A	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS2214ADB	DB	SSOP	24	60	530	10.5	4000	4.1
TPS2216ADAP	DAP	HTSSOP	32	46	530	11.89	3600	4.9
TPS2216ADAPG4	DAP	HTSSOP	32	46	530	11.89	3600	4.9
TPS2216ADB	DB	SSOP	30	50	530	10.5	4000	4.1

MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001

DB (R-PDSO-G)** **PLASTIC SMALL-OUTLINE**

28 PINS SHOWN



DIM \ PINS **	14	16	20	24	28	30	38
A MAX	6,50	6,50	7,50	8,50	10,50	10,50	12,90
A MIN	5,90	5,90	6,90	7,90	9,90	9,90	12,30

4040065 /E 12/01

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

GENERIC PACKAGE VIEW

DAP 32

PowerPAD™ TSSOP - 1.2 mm max height

8.1 x 11, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225303/A

DAP (R–PDSO–G32) PowerPAD™ PLASTIC SMALL–OUTLINE PACKAGE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
F. Falls within JEDEC MO–153 Variation DCT.

PowerPAD is a trademark of Texas Instruments.

DAP (R–PDSO–G32) PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206319–3/M 09/13

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.

DAP (R–PDSO–G32) PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	4.91	4.63
0.127mm	4.36	4.11
0.152mm	3.99	3.76
0.178mm	3.68	3.47

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC–7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC–7525 for other stencil recommendations.
F. Contact the board fabrication site for recommended soldermask tolerances.



PACKAGE OUTLINE

DAP0032C

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ and may not be present.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS
NOT TO SCALE

4223691/A 05/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.40 X 4.18
0.125	3.04 X 3.74 (SHOWN)
0.15	2.78 X 3.41
0.175	2.57 X 3.16

4223691/A 05/2017

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001

DB (R-PDSO-G)** **PLASTIC SMALL-OUTLINE**

28 PINS SHOWN



DIM \ PINS **	14	16	20	24	28	30	38
A MAX	6,50	6,50	7,50	8,50	10,50	10,50	12,90
A MIN	5,90	5,90	6,90	7,90	9,90	9,90	12,30

4040065 /E 12/01

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265