

**Description**

The SX2N65D is silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency.

**General Features**

VDS =650V, ID =2A  
RDS(ON) <4.8Ω@ VGS=10V

**Application**

Uninterruptible Power Supply(UPS) Power Factor Correction (PFC)

**Absolute Maximum Ratings (Tc=25°C unless otherwise noted)**

Parameter	Symbol	Value	Unit
Drain-Source Voltage (VGS = 0V)	V <sub>DSS</sub>	650	V
Continuous Drain Current	I <sub>D</sub>	2	A
Pulsed Drain Current	I <sub>DM</sub>	6	A
Gate-Source Voltage	V <sub>GSS</sub>	±30	V
Single Pulse Avalanche Energy	E <sub>AS</sub>	57	mJ
Avalanche Current	I <sub>AR</sub>	2.4	A
Repetitive Avalanche Energy	E <sub>AR</sub>	6.4	mJ
Power Dissipation (Tc = 25°C)	P <sub>D</sub>	25	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55~+150	°C
Thermal Resistance, Junction-to-Case	R <sub>thJC</sub>	5	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>thJA</sub>	60	

## 650V N-Channel Enhancement Mode MOSFET

Electrical Characteristics ( $T_A=25^\circ\text{C}$  unless otherwise noted)


Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	650	--	--	V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 650\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 25^\circ\text{C}$	--	--	1	$\mu\text{A}$
Gate-Source Leakage	$I_{\text{GSS}}$	$V_{\text{GS}} = \pm 30\text{V}$	--	--	$\pm 100$	nA
Gate-Source Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	3.0	--	4.0	V
Drain-Source On-Resistance (Note3)	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 1.0\text{A}$	--	4	4.8	$\Omega$
Input Capacitance	$C_{\text{iss}}$	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 25\text{V}, f = 1.0\text{MHz}$	--	310	--	pF
Output Capacitance	$C_{\text{oss}}$		--	39	--	
Reverse Transfer Capacitance	$C_{\text{rss}}$		--	6	--	
Total Gate Charge	$Q_g$	$V_{\text{DD}} = 520\text{V}, I_D = 2.0\text{A}, V_{\text{GS}} = 10\text{V}$	--	8.0	--	nC
Gate-Source Charge	$Q_{\text{gs}}$		--	1.2	--	
Gate-Drain Charge	$Q_{\text{gd}}$		--	5	--	
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 300\text{V}, I_D = 2.0\text{A}, R_G = 25\Omega$	--	7.8	--	ns
Turn-on Rise Time	$t_r$		--	33	--	
Turn-off Delay Time	$t_{\text{d}(\text{off})}$		--	23	--	
Turn-off Fall Time	$t_f$		--	59	--	
Continuous Body Diode Current	$I_s$	$T_C = 25^\circ\text{C}$	--	--	2	A
Pulsed Diode Forward Current	$I_{\text{SM}}$		--	--	8	
Body Diode Voltage	$V_{\text{SD}}$	$T_J = 25^\circ\text{C}, I_{\text{SD}} = 2.0\text{A}, V_{\text{GS}} = 0\text{V}$	--	--	1.4	V
Reverse Recovery Time	$t_{\text{rr}}$	$V_{\text{GS}} = 0\text{V}, I_s = 2.0\text{A}, dI/dt = 100\text{A}/\mu\text{s}$	--	80	--	ns
Reverse Recovery Charge	$Q_{\text{rr}}$		--	1.8	--	$\mu\text{C}$

## Notes


1. Repetitive Rating: Pulse width limited by maximum junction temperature
2.  $I_{\text{AS}} = 2.4\text{A}, V_{\text{DD}} = 50\text{V}, R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$
3. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 1\%$

## Typical Characteristics


**Figure 1. Output Characteristics ( $T_J = 25^\circ\text{C}$ )**




**Figure 2. Body Diode Forward Voltage**




**Figure 3. Drain Current vs. Temperature**




**Figure 4. Power Dissipation vs. Temperature  
TO-251, TO-252**




**Figure 5. Transfer Characteristics**





**Figure 6. On-Resistance vs. Temperature**






## Typical Characteristics

**Figure 7. Capacitance**


$V_{DS}$ , Drain-to-Source Voltage (V)

**Figure 9. Transient Thermal Impedance  
TO-251, TO-252****Figure 8. Gate Charge**

$Q_g$ , Total Gate Charge (nC)

**Typical Characteristics****Figure A: Gate Charge Test Circuit and Waveform****Figure B : Resistive Switching Test Circuit and Waveform****Figure C : Unclamped Inductive Switching Test Circuit and Waveform**

## Package Mechanical Data: TO-252-3L



Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.10		2.50	0.083		0.098
A2	0		0.10	0		0.004
B	0.66		0.86	0.026		0.034
B2	5.18		5.48	0.202		0.216
C	0.40		0.60	0.016		0.024
C2	0.44		0.58	0.017		0.023
D	5.90		6.30	0.232		0.248
D1	5.30REF			0.209REF		
E	6.40		6.80	0.252		0.268
E1	4.63			0.182		
G	4.47		4.67	0.176		0.184
H	9.50		10.70	0.374		0.421
L	1.09		1.21	0.043		0.048
L2	1.35		1.65	0.053		0.065
V1		7°			7°	
V2	0°		6°	0°		6°

### Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
TAPING	TO-252-3L		2500