Analog Multiplexers/ Demultiplexers with Injection Current Effect Control with LSTTL Compatible Inputs

Automotive Customized

This device is pin compatible to standard HC405x and MC1405xB analog mux/demux devices, but feature injection current effect control. This makes them especially suited for usage in automotive applications where voltages in excess of normal logic voltage are common.

The injection current effect control allows signals at disabled analog input channels to exceed the supply voltage range without affecting the signal of the enabled analog channel. This eliminates the need for external diode/ resistor networks typically used to keep the analog channel signals within the supply voltage range.

The devices utilize low power silicon gate CMOS technology. The Channel Select and Enable inputs are compatible with standard CMOS or LSTTL outputs.

Features

- Injection Current Cross-Coupling Less than 1mV/mA (See Figure 6)
- Pin Compatible to HC405x and MC1405xB Devices
- Power Supply Range $(V_{CC} GND) = 4.5 \text{ to } 5.5 \text{ V}$
- · In Compliance With the Requirements of JEDEC Standard No. 7 A
- Chip Complexity: 154 FETs or 36 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS



SOIC-16 D SUFFIX CASE 751B





SOIC-16 WIDE DW SUFFIX CASE 751G





TSSOP-16 DT SUFFIX CASE 948F



X = 1 or 2

A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

(Note: Microdot may be in either location)

= Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

X0 13 14 X1 15 X2: ANALOG INPUTS/ OUTPUTS 12 MULTIPLEXER/ Х3-COMMON DEMULTIPLEXER OUTPUT/ INPUT X5 X6-11 CHANNEL 10 SELECT INPUTS C. 6 ENABLE: PIN 16 = V_{CC} PIN 8 = GND

Figure 1. MC74HCT4851A Logic Diagram Single-Pole, 8-Position Plus Common Off

FUNCTION TABLE - MC74HCT4851A

Contr	Control Inputs			
	,	Selec	t	
Enable	C B A		Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	X3
L	Н	L	L	X4
L	Н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	Х	X	Χ	NONE




Figure 2. MC74HCT4851A 16-Lead Pinout (Top View)

13 X X1 X2¹⁵ X SWITCH Х3-ANALOG INPUTS/OUTPUTS COMMON OUTPUTS/INPUTS Y1 Y SWITCH Y3-A 10 CHANNEL-SELECT PIN 16 = V_{CC} PIN 8 = GND INPUTS В-ENABLE 6

Figure 3. MC74HCT4852A Logic Diagram Double-Pole, 4-Position Plus Common Off

FUNCTION TABLE - MC74HCT4852A

Control Inputs				
	Sel	lect		
Enable	В	Α	ON Ch	annels
L	L	L	Y0	X0
L	L	Н	Y1	X1
L	Н	L	Y2	X2
L	Н	Н	Y3	X3
Н	X	Χ	NO	NE

X = Don't Care




Figure 4. MC74HCT4852A 16-Lead Pinout (Top View)

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND)	-0.5 to + 7.0	V
V _{in}	DC Input Voltage (Any Pin) (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
I	DC Current, Into or Out of Any Pin	±25	mA
P _D	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	-65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds SOIC or TSSOP Package	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $V_{\rm CC}$). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{CC}	Positive DC Supply Voltage (Reference	d to GND)	4.5	5.5	V
Vin	DC Input Voltage (Any Pin) (Referenced to GND)		GND	V _{CC}	V
V _{IO} *	Static or Dynamic Voltage Across Switch		0.0	1.2	V
TA	Operating Temperature Range, All Package Types		- 55	+ 125	°C
t _r , t _f	(Channel Select or Enable Inputs) V	_{CC} = 2.0 V _{CC} = 4.5 V _{CC} = 6.0 V	0 0 0	1000 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND) V_{EE} = GND, Except Where Noted

			Vcc	Guaranteed Limit			
Symbol	Parameter	Condition	v	−55 to 25°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	4.5 to 5.5	2.0	2.0	2.0	V
V _{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	4.5 to 5.5	0.8	0.8	0.8	V
I _{in}	Maximum Input Leakage Current on Digital Pins (Enable/A/B/C)	V _{in} = V _{CC} or GND	5.5	± 0.1	±1.0	± 1.0	μА
Icc	Maximum Quiescent Supply Current (per Package)	V _{in(digital)} = V _{CC} or GND V _{in(analog)} = GND	5.5	2.0	20	40	μА

^{*}For voltage drops across switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC CHARACTERISTICS — Analog Section

				Guara	nteed Lim	nit	
Symbol	Parameter	Condition	v _{cc}	−55 to 25°C	≤85°C	≤125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}, V_{\text{IS}} = V_{\text{CC}} \text{ to}$ GND (Note 1); $I_{\text{S}} \le 2.0 \text{ mA}$ (Note 2)	4.5 5.5	550 400	650 500	750 600	Ω
ΔR_{on}	Delta "ON" Resistance	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}; V_{\text{IS}} = V_{\text{CC}}/2$ (Note 1); $I_{\text{S}} \le 2.0 \text{ mA (Note 2)}$	4.5 5.5	80 60	100 80	120 100	Ω
I _{off}	Maximum Off-Channel Leakage Current, Any One Channel Common Channel	V _{in} = V _{CC} or GND	5.5	±0.1 ±0.1	±0.1 ±0.1	±0.1 ±0.1	μА
I _{on}	Maximum On-Channel Leakage Channel-to-Channel	V _{in} = V _{CC} or GND	5.5	±0.1	±0.1	±0.1	μА

AC CHARACTERISTICS (C_L = 50 pF, Input t_f = t_f = 6 ns, V_{CC} = 5.0 V \pm 10%)

Symbol	Parameter		V _{CC}	-55 to 25°C	≤85°C	≤125°C	Unit
t _{PHL} , t _{PLH}	Maximum Propagation Delay, Analog Input to Analog Output		5.0	40	45	50	ns
t _{PHL} , t _{PHZ,PZH} t _{PLH} , t _{PLZ,PZL}			5.0	80	90	100	ns
C _{in}	Maximum Input Capacitance Digital (All Switches Off) Any Single Analog (All Switches Off) Common Analog) Pin		10 35 40	10 35 40	10 35 40	pF
C _{PD}	Power Dissipation Capacitance Ty	pical	5.0	20			pF

INJECTION CURRENT COUPLING SPECIFICATIONS (V $_{CC}$ = 5V, T $_{A}$ = -55°C to +125°C)

Symbol	Parameter	Condition	Тур	Max	Unit
VΔ _{out}	Maximum Shift of Output Voltage of Enabled Analog Channel	$\begin{split} &I_{in}{}^{*} \leq 1 \text{ mA, } R_{S} \leq 3,9 \text{ k}\Omega \\ &I_{in}{}^{*} \leq 10 \text{ mA, } R_{S} \leq 3,9 \text{ k}\Omega \\ &I_{in}{}^{*} \leq 1 \text{ mA, } R_{S} \leq 20 \text{ k}\Omega \\ &I_{in}{}^{*} \leq 10 \text{ mA, } R_{S} \leq 20 \text{ k}\Omega \end{split}$	0.1 1.0 0.5 5.0	1.0 5.0 2.0 20	mV

^{*} I_{in} = Total current injected into all disabled channels.

V_{IS} is the input voltage of an analog I/O pin.
 I_S is the currebnt flowing in or out of analog I/O pin.




Figure 5. Typical On Resistance V_{CC} = 4.5V




Figure 6. Injection Current Coupling Specification




Figure 7. Actual Technology

Requires 32 passive components and one extra 6V regulator to suppress injection current into a standard HCT4051 multiplexer




Figure 8. MC74HCT4851A Solution
Solution by applying the HCT4851A multiplexer




Figure 9. On Resistance Test Set-Up




Figure 10. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 11. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 12. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up





Figure 13. Propagation Delays, Channel Select to Analog Out



*Includes all probe and jig capacitance

Figure 14. Propagation Delay, Test Set-Up Channel Select to Analog Out




Figure 15. Propagation Delays, Analog In to Analog Out

Figure 16. Propagation Delay, Test Set-Up
Analog In to Analog Out




Figure 17. Propagation Delays, Enable to Analog Out

Figure 18. Propagation Delay, Test Set-Up Enable to Analog Out




Figure 19. Power Dissipation Capacitance, Test Set-Up




Figure 20. Diagram of Bipolar Coupling Mechanism

Appears if V_{in} exceeds V_{CC} , driving injection current into the substrate




Figure 21. Function Diagram, HCT4851A




Figure 22. Function Diagram, HCT4852A

ORDERING INFORMATION


Device	Package	Shipping [†]	
MC74HCT4851ADG	SOIC-16 (Pb-Free)	48 Units / Rail	
MC74HCT4851ADR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel	
NLV74HCT4851ADRG*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel	
MC74HCT4851ADTG	TSSOP-16 (Pb-Free)	48 Units / Rail	
M74HCT4851ADTR2G	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel	
NLVHCT4851ADTR2G*	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel	
M74HCT4851ADWR2G	SOIC-16 WIDE (Pb-Free)	1000 Units / Tape & Reel	
MC74HCT4852ADG	SOIC-16 (Pb-Free)	48 Units / Rail	
MC74HCT4852ADR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel	
MC74HCT4852ADTG	TSSOP-16 (Pb-Free)	48 Units / Rail	
M74HCT4852ADTR2G	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel	
NLVHCT4852ADTR2G*	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel	

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

PACKAGE DIMENSIONS

SOIC-16 **D SUFFIX** CASE 751B-05 ISSUE K




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- MAXIMUM MOLD PHOTHUSION 0.15 (0.006)
 PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.06) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.


	MILLIN	METERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050	BSC	
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
М	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

SOLDERING FOOTPRINT



PACKAGE DIMENSIONS

SOIC-16 WB **DW SUFFIX** CASE 751G-03 ISSUE D




NOTES:

DTES:
DIMENSIONS ARE IN MILLIMETERS.
INTERPRET DIMENSIONS AND TOLERANCES
PER ASME Y14.5M, 1994.
DIMENSIONS D AND E DO NOT INLCUDE
MOLD PROTRUSION.
MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
DIMENSION B DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.13 TOTAL IN
EXCESS OF THE B DIMENSION AT MAXIMUM
MATERIAL CONDITION.

	MILLIMETERS			
DIM	MIN	MAX		
Α	2.35	2.65		
A1	0.10	0.25		
В	0.35	0.49		
С	0.23	0.32		
D	10.15	10.45		
E	7.40	7.60		
е	1.27	BSC		
Н	10.05	10.55		
h	0.25	0.75		
L	0.50	0.90		
q	0 °	7 °		


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-16 CASE 948F ISSUE B



ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC products for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literat

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative