Quad Bus Buffer

with 3-State Control Inputs

The NLSF3T125 is a high speed CMOS quad bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The NLSF3T125 requires the 3-state control input (\overline{OE}) to be set High to place the output into the high impedance state.

The T125 inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V, because it has full 5.0 V CMOS level output swings.

The NLSF3T125 input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when $V_{\rm CC}$ = 0 V. These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0~V, allowing the interface of 5.0~V systems to 3.0~V systems.

Features

- High Speed: $t_{PD} = 3.8 \text{ ns}$ (Typ) at $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4.0 \,\mu\text{A}$ (Max) at $T_{A} = 25^{\circ}\text{C}$
- TTL-Compatible Inputs: $V_{IL} = 0.8 \text{ V}$; $V_{IH} = 2.0 \text{ V}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise: V_{OLP} = 0.8 V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: Human Body Model; > 2000 V,

Machine Model; > 200 V

- Chip Complexity: 72 FETs or 18 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant

FUNCTION TABLE

NLSF3T125							
Inj	Inputs Output						
Α	ŌĒ	Υ					
Н	L	Н					
L	L	L					
Х	Н	Z					



ON Semiconductor®

http://onsemi.com



QFN-16 CASE 485G

MARKING DIAGRAM

O NLSF3 T125 ALYW

NLSF3T125 = Specific Device Code A = Assembly Location

L = Wafer Lot Y = Year W = Work Week ■ Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NLSF3T125MNR2G	QFN-16 (Pb-Free)	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Active-Low Output Enables




Figure 1. Logic Diagram




Figure 2. QFN - 16 Pinout (Top View)

MAXIMUM RATINGS

Symbol	Parameter	Value	Units
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V
V _{in}	DC Input Voltage	-0.5 to +7.0	V
V _{out}	DC Output Voltage Output in 3–State High or Low State	-0.5 to +7.0 -0.5 to V _{CC} + 0.5	V
I _{IK}	Input Diode Current	-20	mA
I _{OK}	Output Diode Current (V _{OUT} < GND; V _{OUT} > V _{CC})	±20	mA
l _{out}	DC Output Current, per Pin	±25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
P _D	Power Dissipation in Still Air QFN Packages	500	mW
T _{stg}	Storage Temperature	-65 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
V _{CC}	DC Supply Voltage	2.0	5.5	V
V _{in}	DC Input Voltage	0	5.5	V
V _{out}	DC Output Voltage Output in 3-State High or Low State	0	5.5 V _{CC}	V
T _A	Operating Temperature	-40	+85	°C
t _r , t _f	Input Rise and Fall Time V _{CC} = 5.0 V ±0.5 V	0	20	ns/V

DC ELECTRICAL CHARACTERISTICS

			Vcc	T	(= 25°	°C	T _A ≤	85°C	T _A ≤	125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Units
V _{IH}	Minimum High-Level Input Voltage	2.3 V ± 0.3 V 3.3 V ± 0.3 V 5.0 V ± 0.5 V		0.5 V _{CC} 0.4 V _{CC} 0.44 V _{CC}			0.5 V _{CC} 0.4 V _{CC} 0.44 V _{CC}		0.5 V _{CC} 0.4 V _{CC} 0.44 V _{CC}		V
V _{IL}	Maximum Low-Level Input Voltage	2.3 V ± 0.3 V 3.3 V ± 0.3 V 5.0 V ± 0.5 V				0.3 V _{CC} 0.18 V _{CC} 0.18 V _{CC}		0.3 V _{CC} 0.18 V _{CC} 0.18 V _{CC}		0.3 V _{CC} 0.18 V _{CC} 0.18 V _{CC}	V
V _{OH}	Minimum High-Level Output Voltage	V_{OL} @ I_{OL} , 50 mA $V_{IN} = V_{IH}$ or V_{IL} $I_{OH} = -50 \mu A$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		1.9 2.9 4.4		V
	$V_{IN} = V_{IH}$ or V_{IL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -2.0 \text{ mA}$ $I_{OH} = -4.0 \text{ mA}$ $I_{OH} = -8.0 \text{ mA}$	2.0 3.0 4.5	1.82 2.58 3.94			1.72 2.48 3.80		1.60 2.34 3.66		
V _{OL}	Maximum Low-Level Output Voltage	$\begin{array}{c} V_{OL} @ I_{OL}, 50 \text{ mA} \\ V_{IN} = V_{IH} \text{ or } V_{IL} \\ I_{OL} = 50 \mu\text{A} \end{array}$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
	$V_{IN} = V_{IH}$ or V_{IL}	$\begin{aligned} &V_{IN} = V_{IH} \text{ or } V_{IL} \\ &I_{OL} = 2.0 \text{ mA} \\ &I_{OL} = 4.0 \text{ mA} \\ &I_{OL} = 8.0 \text{ mA} \end{aligned}$	2.0 3.0 4.5			0.36 0.36 0.36		0.44 0.44 0.44		0.52 0.52 0.52	
I _{IN}	Maximum Input Leakage Current	V _{IN} = 5.5 V or GND	0 to 5.5			±0.1		±1.0		±1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5			2.0		20		40	μΑ
I _{CCT}	Quiescent Supply Current	Input: V _{IN} = 3.4 V	5.5			1.35		1.50		1.65	mA
l _{OZ}	Maximum 3-State Leakage Current	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } GN$ D	5.5			±0.25		±2.5		±2.5	μΑ
I _{OPD}	Output Leakage Current	V _{OUT} = 5.5 V	0.0			0.5		5.0		10	μΑ

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)

				T	A = 25°	С	T _A ≤	85°C	T _A ≤ 125°C		
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Min	Max	Units
t _{PLH} ,	Maximum Propagation Delay, A to Y	$V_{CC} = 2.3 \pm 0.3 \text{ V}$	C _L = 15 pF	1.0	14.5	16.9	1.0	18.1	1.0	19.2	ns
t _{PHL}		$V_{CC} = 3.3 \pm 0.3 \text{ V}$	$C_L = 15 pF$ $C_L = 50 pF$	1.0 1.0	5.6 8.1	8.0 11.5	1.0 1.0	9.5 13.0	1.0 1.0	12.0 16.0	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	$C_L = 15 pF$ $C_L = 50 pF$	1.0 1.0	3.8 5.3	5.5 7.5	1.0 1.0	6.5 8.5	1.0 1.0	8.5 10.5	
	Maximum Output	$V_{CC} = 2.3 \pm 0.3 \text{ V}$	C _L = 15 pF	1.0	14.8	16.2	1.0	17.4	1.0	19.3	ns
t _{PZL} , t _{PZH}	Enable Time, OE to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $R_L = 1.0 \text{ k}\Omega$	$C_L = 15 pF$ $C_L = 50 pF$	1.0 1.0	5.4 7.9	8.0 11.5	1.0 1.0	9.5 13.0	1.0 1.0	11.5 15.0	ns
		$\begin{aligned} V_{CC} &= 5.0 \pm 0.5 \text{ V} \\ R_L &= 1.0 \text{ k} \Omega \end{aligned}$	C _L = 15 pF C _L = 50 pF	1.0 1.0	3.6 5.1	5.1 7.1	1.0 1.0	6.0 8.0	1.0 1.0	7.5 9.5	
t _{PLZ} ,	Maximum Output Disable Time, OE to Y	$V_{CC} = 2.3 \pm 0.3 \text{ V}$	C _L = 15 pF	1.0	15.4	18.0	1.0	19.8	1.0	22.0	ns
t _{PHZ}		$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $R_L = 1.0 \text{ k}\Omega$	C _L = 50 pF	1.0	9.5	13.2	1.0	15.0	1.0	18.0	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $R_L = 1.0 \text{ k}\Omega$	C _L = 50 pF	1.0	6.1	8.8	1.0	10.0	1.0	12.0	ns
t _{OSLH} , t _{OSHL}	Output-to-Output Skew	V _{CC} = 3.3 ± 0.3 V (Note 1)	C _L = 50 pF			1.5		1.5		2.0	ns
		V _{CC} = 5.0 ± 0.5 V (Note 1)	C _L = 50 pF			1.0		1.0		1.5	
C _{in}	Maximum Input Capacitance				4	10		10		10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High Impedance State)				6						pF
					Ту	pical @	25°C, \	/ _{CC} = 5.	0V		
C _{PD}	Power Dissipation Capacitan	ice (Note 2)					15				pF

NOISE CHARACTERISTICS (Input t_r = t_f = 3.0 ns, C_L = 50 pF, V_{CC} = 5.0 V)

		T _A = 25°C		
Symbol	Characteristic	Тур	Max	Units
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.3	0.8	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}		-0.8	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		3.5	V
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.5	V

Parameter guaranteed by design. t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSHL} = |t_{PHLm} - t_{PHLn}|.
 C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}/4 (per buffer). C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

SWITCHING WAVEFORMS




Figure 3.






Figure 4.



*Includes all probe and jig capacitance

Figure 5. Test Circuit



*Includes all probe and jig capacitance

Figure 6. Test Circuit


16X K

16

BOTTOM VIEW

е

e/2



E2

0.10 Ф

0.05 С NOTE 3

CAB

16X b

DATE 22 JUN 2011

NOTES:

- ANTES.

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETERS.
- 3.
- CONTROLLING DIMENSION: MILLIMETERS. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS								
DIM	MIN	NOM	MAX						
Α	0.80	0.90	1.00						
A 1	0.00	0.03	0.05						
А3	0	.20 REF							
b	0.18	0.24	0.30						
D	3	3.00 BSC							
D2	1.65	1.75	1.85						
Е	3	.00 BSC)						
E2	1.65	1.75	1.85						
е	0	.50 BSC	;						
K	C	0.18 TYP							
L	0.30	0.40	0.50						
L1	0.00	0.08	0.15						

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

= Assembly Location

L = Wafer Lot = Year


W = Work Week

= Pb-Free Package (Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■",

may or may not be present.

RECOMMENDED **SOLDERING FOOTPRINT***



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON04795D	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	QFN16, 3X3 MM, 0.5 PITCH	I	PAGE 1 OF 1				

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative