











SLLSEX2C - DECEMBER 2016-REVISED OCTOBER 2019

**TDP158** 

# TDP158 6-Gbps, AC-Coupled to TMDS™ or HDMI™ Level Shifter Redriver

#### **Features**

- AC-coupled TMDS or DisplayPort Dual-Mode Physical Layer Input to HDMI2.0a TMDS Physical Layer Output Supporting up to 6 Gbps Data Rate, Compatible with HDMI2.0a Electrical Parameters
- Supporting DisplayPort Dual-Mode Standard Version 1.1
- Support 4k2k60p and up to WUXGA 16-bit Color Depth or 1080p with Higher Refresh Rates
- Programmable Fixed Receiver Equalizer up to
- Global or Independent High Speed Lane Control, Pre-emphasis and Transmit Swing, and Slew Rate Control
- I<sup>2</sup>C or Pin Strap Programmable
- Configurable as a DisplayPort Redriver via I<sup>2</sup>C
- Full Lane Swap on Main Lanes
- Low Power Consumption
  - 200 mW Active at 6-Gbps and –8 mW at Shutdown State
- 40-pin, 0.4 mm Pitch, 5 mm x 5 mm, WQFN Package, Pin Compatible to the SN75DP159RSB Retimer

## 2 Applications

- Notebook, Desktop, All-in-Ones, Tablet, Gaming and Industrial PC
- Audio/Video Equipment
- Blu-ray™ DVD
- **Gaming Systems**
- **HDMI** Adaptor or Dongle
- **Docking Station**

## 3 Description

The TDP158 device is an AC-Coupled HDMI signal to transition-minimized differential signal Redriver supporting digital video interface (DVI) 1.0 and high-definition multimedia interface (HDMI) 1.4b and 2.0b output signals. The TDP158 supports four TMDS channels and Digital Display Control (DDC) interfaces. The TDP158 supports signaling rates up to 6 Gbps to allow for the highest resolutions of 4k2k60p 24 bits per pixel and up to WUXGA 16-bit color depth or 1080p with higher refresh rates. The TDP158 can be configured to support the HDMI2.0 standard.


The TDP158 supports dual power supply rails of 1.1 V on  $V_{DD}$  and 3.3 V on  $V_{CC}$  for power reduction. Several methods of power management are implemented to reduce overall power consumption. TDP158 supports fixed receiver EQ gain using I<sup>2</sup>C or pin strap to compensate for different lengths input cable or board traces.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TDP158	WQFN (40)	5.00 mm x 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic





Features ...... 1

Applications ...... 1



8.2 Functional Block Diagram ...... 20

## **Table of Contents**


3	Description 1		8.3 Feature Description	20
4	Revision History2		8.4 Device Functional Modes	27
5	Pin Configuration and Functions 4		8.5 Register Maps	28
6	Specifications6	9	Application and Implementation	
•	6.1 Absolute Maximum Ratings		9.1 Application Information	39
	6.2 ESD Ratings		9.2 Typical Application	
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	45
	6.4 Thermal Information		10.1 Power Management	
	6.5 Electrical Characteristics, Power Supply8		10.2 Standby Power	
	6.6 Electrical Characteristics, Differential Input 9	11	Layout	
	6.7 Electrical Characteristics, TMDS Differential Output		11.1 Layout Guidelines	
	9		11.2 Layout Example	
	6.8 Electrical Characteristics, DDC, I2C, HPD, and ARC	12		
	9		12.1 Documentation Support	
	6.9 Electrical Characteristics, TMDS Differential Output in DP-Mode		12.2 Receiving Notification of Documentation Update	
	6.10 Switching Characteristics, TMDS		12.3 Community Resources	
	6.11 Switching Characteristics, HPD		12.4 Trademarks	
	6.12 Switching Characteristics, DDC and I <sup>2</sup> C		12.5 Electrostatic Discharge Caution	
	6.13 Typical Characteristics		12.6 Glossary	48
7	Parameter Measurement Information	13	Mechanical, Packaging, and Orderable	40
8	Detailed Description		Information	49
· F	Revision History			
	nges from Revision B (June 2017) to Revision C		F	age
han	•	Tempera		
han D	nges from Revision B (June 2017) to Revision C	RSB and	ture Device Optionsd SN75DP159RSB Retimer To: Pin Compatible	1
han D C to	nges from Revision B (June 2017) to Revision C  releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 of the SN75DP159RSB Retimer	RSB and	ture Device Optionsd SN75DP159RSB Retimer To: Pin Compatible	1
han C to	riges from Revision B (June 2017) to Revision C releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 of the SN75DP159RSB Retimer	RSB and	ture Device Options SN75DP159RSB Retimer To: Pin Compatible	1
han Cl to D	riges from Revision B (June 2017) to Revision C releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 to the SN75DP159RSB Retimer	RSB and	ture Device Optionsd SN75DP159RSB Retimer To: Pin Compatible	1 1 1
han Cl to Cl	riges from Revision B (June 2017) to Revision C  releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 of the SN75DP159RSB Retimer	PRSB and	ature Device Options	1 1 6
han Cl to Cl	riges from Revision B (June 2017) to Revision C releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 to the SN75DP159RSB Retimer	PRSB and	ature Device Options	1 1 6
to Do Do C	riges from Revision B (June 2017) to Revision C  releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 of the SN75DP159RSB Retimer	PRSB and	ature Device Optionsd SN75DP159RSB Retimer To: Pin Compatible ed Operating Conditions table	1 1 6
Ci to Ci Ci	riges from Revision B (June 2017) to Revision C  releted Feature: Both Extended Commercial and Industrial Tehanged Feature: From: Pin Compatible to the SN65DP159 of the SN75DP159RSB Retimer	ommendenditions	ature Device Options	1 6 6 19
han  Ci to Ci Ci Ci	riges from Revision B (June 2017) to Revision C  releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 of the SN75DP159RSB Retimer	ommendenditions ve the TE	ature Device Options	1 6 6 19 Page
han  C C C C C C C C C C C C C C C C C C	riges from Revision B (June 2017) to Revision C  releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 of the SN75DP159RSB Retimer	ommendenditions ve the TE	ature Device Options	1 1 6 19 1
than  Direction  City  City  City  City  City  City  Address of the city	riges from Revision B (June 2017) to Revision C  releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 of the SN75DP159RSB Retimer	ommendonditions ve the TE	ture Device Options	2 1 1 1 19 19 1
han  Cito Ci Ci Ci Ci Ai	riges from Revision B (June 2017) to Revision C  releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 to the SN75DP159RSB Retimer	ommendenditions we the TE	ture Device Options	2 1
C C C C AA H	riges from Revision B (June 2017) to Revision C  releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 of the SN75DP159RSB Retimer	vel Shifte	ture Device Options  d SN75DP159RSB Retimer To: Pin Compatible  ed Operating Conditions table  table  DP158I device  For Redriver"  control, Low = 1 kΩ pulldown resistor to GND,	1 1 6 19  Page 1 1 1 1 1 1
Chan Chan Chan Chan Chan Chan Chan Chan	riges from Revision B (June 2017) to Revision C  releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 of the SN75DP159RSB Retimer	vel Shifte	ture Device Options	2 age
han  Cito Ci Ci Ci Ci Ci Ai Hi Ai V: Ci	riges from Revision B (June 2017) to Revision C releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 to the SN75DP159RSB Retimer	ommendenditions ve the TE vel Shifte	ture Device Options	1 1 1 6 19 1 1 1 1 1 1 1 5 6 12
han  Cito Ci Ci Ci Ci Ci Ai Hi Ai V: Ci	riges from Revision B (June 2017) to Revision C  releted Feature: Both Extended Commercial and Industrial Thanged Feature: From: Pin Compatible to the SN65DP159 of the SN75DP159RSB Retimer	ommendenditions ve the TE vel Shifte	ture Device Options	1 1 1 6 19 1 1 1 1 1 1 1 5 6 12



•	Changed the last two sentences of the paragraph in the <i>Pre-emphasis</i> section	26
•	Changed the title of Figure 23 From: 3.5 dB Pre-emphasis in Normal Operation To: 6 dB Pre-emphasis Setting in Normal Operation	26
•	Changed From: Reg0Ch[1:0] = 01 To: Reg0Ch[1:0] = 10 in Figure 24	
•	Changed the Default setting in Table 9 From: TBD To: 00000001	
•	Added paragraph to the Application and Implementation section: "TDP158 is designed"	39
•	Changed the Application Information paragraph	39
•	Changed From: 0 $\Omega$ resistors To: 1 k $\Omega$ resistors, and a noise filter (capacitor) for the no connect in Figure 42	39
•	Added text "1 kΩ pulldown resistor " to the Connect values in Table 25	40
•	Changed text in the second paragraph of the <i>Source Side HDMI Application</i> section From: "Control pins can be tied directly to VCC, GND or left floating." To: "Control pins should be tied to 1 k $\Omega$ pullup to VCC, 1 k $\Omega$ pulldown to GND, or left floating."	
•	Changed From: $0 \Omega$ resistors To: $1 k\Omega$ resistors, and a noise filter (capacitor) for the no connect in Figure 46	43
•	Changed From: 0 $\Omega$ resistors To: 1 k $\Omega$ resistors, and a noise filter (capacitor) for the no connect in Figure 47	44
•	Changed From: 0 $\Omega$ resistors To: 1 k $\Omega$ resistors, and a noise filter (capacitor) for the no connect in Figure 49	47
Cł	nanges from Original (December 2016) to Revision A	Page
•	Changed From: Preview To: Production data	1



# 5 Pin Configuration and Functions



**Pin Functions** 

1 III 1 dilottorio					
PIN	PIN		DESCRIPTION		
NAME	AME NO.		DESCRIPTION		
			SUPPLY AND GROUND PINS		
VCC	11, 37	Р	3.3V Power Supply		
VDD	12,20,31,40	Р	1.1V Power Supply		
GND	15, 35 Thermal Pad	G	Ground		
			MAIN LINK INPUT PINS		
IN_D2p/n	1, 2	1	Channel 2 Differential Input		
IN_D1p/n	4, 5	1	Channel 1 Differential Input		
IN_D0p/n	6, 7	1	Channel 0 Differential Input		
IN_CLKp/n	9, 10	I	Clock Differential Input		
			MAIN LINK OUTPUT PINS (FAIL SAFE)		
OUT_D2n/p	29, 30	0	TMDS Data 2 Differential Output		
OUT_D1n/p	26, 27	0	TMDS Data 1 Differential Output		
OUT_D0n/p	24, 25	0	TMDS Data 0 Differential Output		
OUT_CLKn/p	21, 22	0	TMDS Data Clock Differential Output		



# Pin Functions (continued)

PIN			DECORPORTION		
NAME	NO.	1/0	DESCRIPTION		
			HOT PLUG DETECT AND DDC PINS		
HPD_SRC	3	0	Hot Plug Detect Output to source side		
HPD_SNK	28	I	Hot Plug Detect Input from sink side		
SDA_SNK	33	I/O	Sink Side Bidirectional DDC Data Line		
SCL_SNK	32	I/O	Sink Side Bidirectional DDC Clock Line		
SDA_SRC	39	I/O	Source Side Bidirectional DDC Data Line		
SCL_SRC	38	I/O	Source Side Bidirectional DDC Clock Line		
			CONTROL PINS		
OE	36	1	Operation Enable/Reset Pin OE = L: Power Down Mode OE = H: Normal Operation Internal weak pullup: Resets device when transitions from H to L		
I2C_EN	8	1	I2C_EN = High; Puts Device into I2C Control Mode I2C_EN = Low; Puts Device into Pin Strap Mode		
SDA_CTL/PRE	14	1/0	I2C Data Signal: When I2C_EN = High; Pre-emphasis: When I2C_EN = Low: See <i>Pre-emphasis</i> DE = L: None 0 dB DE = H: 3.5 dB		
SCL_CTL/SWAP	13	I	I2C Clock Signal: When I2C_EN = High; Lane SWAP: When I2C_EN = Low: See Swap HDMI Mode Only SWAP = L: Normal Operation SWAP = H: Lane Swap		
VSADJ	18	1	TMDS Compliant Voltage Swing Control (Nominal 6 $k\Omega$ for HDMI and DP combination; 6.49 $k\Omega$ for HDMI only)		
A0/EQ1	17	I 3 Level	Address Bit 1 for I2C Programming when I2C_EN = High EQ1 Pin Setting when I2C_EN = Low; Works in conjunction with A1/EQ2; See <i>Main Link Inputs</i> for settings. For pin control, Low = 1 k $\Omega$ pulldown resistor to GND, High = 1 k $\Omega$ pullup resistor to VCC, NC = Floating.		
A1/EQ2	23	I 3 Level	Address Bit 2 for I2C Programming when I2C_EN = High EQ2 Pin Setting when I2C_EN = Low; Works in conjunction with A0/EQ1; See <i>Main Link Inputs</i> for settings. For pin control, Low = 1 k $\Omega$ pulldown resistor to GND, High = 1 k $\Omega$ pullup resistor to VCC, NC = Floating.		
SLEW	34	I 3 Level	Clock Slew Rate Control: See <i>Slew Rate Control</i> SLEW = L: Slowest $\sim$ 203 ps SLEW = NC (Default): Mid-range 1 $\sim$ 180 ps SLEW = H: Fastest $\sim$ 122 ps For pin control, L = 1 k $\Omega$ pulldown resistor to GND, H = 1 k $\Omega$ pullup resistor to VCC, NC = Floating.		
TERM	16	I 3 Level	Source Termination Cotnrol: See <i>Transmitter Impedance Control</i> TERM = H, 75 $\Omega$ ~ 150 $\Omega$ TERM = L, Transmit Termination impedance in 150 $\Omega$ ~ 300 $\Omega$ TERM = NC, No transmit Termination Note: When TMDS_CLOCK_RATIO_STATUS bit = 1 the TDP158 sets source termination to 75 $\Omega$ ~ 150 $\Omega$ Automatically For pin control, L = 1 k $\Omega$ pulldown resistor to GND, H = 1 k $\Omega$ pullup resistor to VCC, NC = Floating.		
NC	19	NA	No Connect. Optionally connect 0.1 $\mu\text{F}$ to GND to reduce noise.		



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
Complex Voltage Banga (3)	VCC	-0.3	4	V
Supply Voltage Range (3)	VDD	-0.3	1.4	V
	Main Link Input Differential Voltage (IN_Dx)	0	1.56	V
	Main Link Input Single Ended on Pin	-0.3	1.4	V
	TMDS Output ( OUT_Dx)	-0.3	4	V
Voltage Range	HPD_SRC, VSADJ, SDA_CTL/PRE, OE, A1/EQ2, A0/EQ1, TERM, I2C_EN, SLEW, SCL_CTL/SWAP, SDA_SRC, SCL_SRC	-0.3	4	V
	HDP_SNK, SDA_SNK, SCL_SNK	-0.3	6	V
Continuous power dissipation		See Thermal Information		mation
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

			MIN	NOM MAX	UNIT
\/	Supply Voltage Nominal	Value 3.3 V for DP mode	3	3.6	V
V <sub>CC</sub>	Supply Voltage Nominal	Value 3.3 V for HDMI mode	3.13	3.47	V
$V_{DD}$	Supply Voltage Nominal	Value 1.1 V	1	1.27	V
T <sub>J</sub>	Junction temperature		0	105	°C
T <sub>A</sub>	Operating free-air temper	erature (TDP158)	0	85	°C
MAIN LINK	DIFFERENTIAL PINS				
V <sub>ID(EYE)</sub>	Peak-to-peak input differential voltage See Figure 17		75	1200	mV
$V_{ID(DC)}$	The input differential voltage Peak-to peak DC level, See Figure 17		200	1200	mV
V <sub>IC</sub>	Input Common Mode Voltage (Internally Biased)		0.5	0.9	V
$d_R$	Data rate		0.25	6	Gbps
V <sub>SADJ</sub>	TMDS compliant swing of DP combination; 6.49 kg	voltage bias resistor (Nominal 6 k $\Omega$ for HDMI and $\Omega$ for HDMI only) (1)	4.5	8	kΩ
DDC, I2C, F	IPD, AND CONTROL PIN	S			
		HDP_SNK, SDA_SNK, SCL_SNK,	-0.3	5.5	V
V <sub>I(DC)</sub>	DC Input Voltage	SDA_SRC, SCL_SRC; All other Local I2C, and control pins	-0.3	3.6	V

<sup>(2)</sup> All voltage values, except differential voltages, are with respect to network ground terminal.

<sup>(3)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114-B

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(1)</sup> Reducing resistor in  $V_{SADJ}$  will increase  $V_{OD}$ , care should be taking since resistors below ~6 k $\Omega$  may lead to compliance failures.



# **Recommended Operating Conditions (continued)**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
	Low-level input voltage at DDC		0.3 x V <sub>CC</sub>	V
VIL  VIM  VIH  VOL  VOH  fscl  C(bus,DDC)  C(bus,I2C)  dR(DDC)  IIH  IIM  I	Low-level input voltage at HPD		0.8	V
V IL	Low-level input voltage at SDA_CTL/PRE, OE, A1/EQ2, A0/EQ1, TERM, I2C_EN, SLEW, SCL_CTL/SWAP pins only		0.3	V
V <sub>IM</sub>	Mid-Level input voltage at A1/EQ2, A0/EQ1, TERM, SLEW pins only	1.2	1.6	V
	High-level input voltage at OE, A1/EQ2, A0/EQ1, TERM, I2C_EN, SLEW pins only	0.7 x V <sub>CC</sub>		V
J <sub>IH</sub>	High-level input voltage at SDA_SRC, SCL_SRC, SDA_CTL/PRE, SCL_CTL/SWAP	0.7 x V <sub>CC</sub>		V
	High-level input voltage at SDA_SNK, SCL_SNK	3.2		V
	High-level input voltage at HPD	2		V
V <sub>OL</sub>	Low-level output voltage		0.4	V
V <sub>OH</sub>	High-level output voltage	2.4		V
: SCL	SCL clock frequency fast I <sup>2</sup> C mode for local I2C control		400	kHz
C <sub>(bus,DDC)</sub>	Total capacitive load for each bus line supporting 400 kHz (DDC terminals)		400	pF
C <sub>(bus,I2C)</sub>	Total capacitive load for each bus line (local I2C terminals)		100	pF
	DDC Data rate		400	kbps
IH	High level input current	-30	30	μΑ
IM	Mid level input current	-20	20	μΑ
IL	Low level input current	-10	10	μΑ
OZ	High impedance outpupt current		10	μΑ
R <sub>(OEPU)</sub>	Pull up resistance on OE pin	150	250	ΚΩ

## 6.4 Thermal Information

		TDP158	
	THERMAL METRIC <sup>(1)</sup>	RSB (WQFN)	UNIT
		40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	3.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	23.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	3.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.2	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# 6.5 Electrical Characteristics, Power Supply

	PARAMETER	TEST CONDITIO	ONS	MIN	TYP <sup>(1)</sup>	MAX <sup>(2)</sup>	UNIT
P <sub>D1</sub>	Device power Dissipation	OE = H, <sub>VCC</sub> = 3.3 V/3.6 V, V V/1.27 V IN_Dx: VID_PP = 1200 mV, pattern, V <sub>I</sub> = 3.3 V, I2C_EN : SDA_CTL/PRE = L, EQ1/EC	6 Gbps TMDS = L,		200	350	mW
$P_{D2}$	Device power Dissipation in DP- Mode	OE = H, $V_{CC}$ = 3.3 V/3.6 V, V/1.27 V IN_Dx: VID_PP = 400mV, 5. pattern, I2C_EN = H, $V_{OD}$ = 0 dB	4 Gbps DP		330	680	mW
D	Stage 1: Standby Power	OE = H, V <sub>CC</sub> = 3.3 V/3.6 V, V/1.27 V , HPD = H, No input 1 See Standby Power				34	mW
P <sub>(STBY1)</sub>	Stage 2: Standby Power	OE = H, V <sub>CC</sub> = 3.3 V/3.6 V, V/1.27 V , HPD = H, Noise of Stage 2 See Standby Power	n input Signal:			60	mW
P <sub>(SD1)</sub>	Device power in PowerDown	OE = L, $V_{CC}$ = 3.3 V/3.6 V, V V/1.27 V	/ <sub>DD</sub> = 1.1		8	34	mW
P <sub>(SD2)</sub>	Device power in PowerDown in DP-Mode	OE = L, V <sub>CC</sub> = 3.3 V/3.6 V, V V/1.27 V	/ <sub>DD</sub> = 1.1		8	34	mW
I <sub>CC1</sub>	V <sub>CC</sub> Supply current	OE = H, V <sub>CC</sub> = 3.3 V/3.6 V, V/1.27 V IN_Dx: VID_PP = 1200 mV, pattern I2C_EN = L, SDA_CTL/PRE = H,	6 Gbps TMDS		8	20	mA
I <sub>CC2</sub>	V <sub>CC</sub> Supply current in DP-Mode	OE = H, V <sub>CC</sub> = 3.3 V/3.6 V, V/1.27 V IN_Dx: VID_PP = 400 mV, 5 pattern, I2C_EN = H, V <sub>OD</sub> = 0 dB	.4 Gbps DP		45	110	mA
I <sub>DD1</sub>	V <sub>DD</sub> Supply current	OE = H, V <sub>CC</sub> = 3.3 V/3.6 V, V/1.27 V IN_Dx: VID_PP = 1200 mV, pattern I2C_EN = L, SDA_CTL/PRE = H	6 Gbps TMDS		160	220	mA
I <sub>DD2</sub>	V <sub>DD</sub> Supply current DP-Mode	OE = H, $V_{CC}$ = 3.3 V/3.6 V, V/1.27 V IN_Dx: VID_PP = 400 mV, 5 pattern, I2C_EN = H, $V_{OD}$ = dB	.4 Gbps DP		160	220	mA
	Stage 1: Standby current See	OE = H, V <sub>CC</sub> = 3.3V/3.6V, V <sub>DD</sub> = 1.1 V/1.27 V , HPD =	3.3 V Rail			7	mA
	Standby Power	H: No signal on IN_CLK	1.1 V Rail			7	mA
I <sub>(STBY1)</sub>	Stage 2: Standby current See Standby Power	OE = H, $V_{CC}$ = 3.3 V/3.6 V, $V_{DD}$ = 1.1 V/1.27 V , HPD = H: No valid signal on IN_CLK	3.3 V Rail 1.1 V Rail			7 27	mA mA
	Dougraph augreent LIDMI Ma-d-	OE = L, $V_{CC} = 3.3 \text{ V}/3.6 \text{ V}$ ,	3.3 V Rail		1	7	mA
I <sub>(SD11)</sub>	PowerDown current – HDMI Mode	V <sub>DD</sub> = 1.1 V/1.27 V , or OE = H, HPD = L	1.1 V Rail		4	7	mA
I <sub>(SD2)</sub>	PowerDown current in DP-Mode	OE = L, $V_{CC} = 3.3 \text{ V/3.6 V}$ ,	3.3 V Rail		1	7	mA
-(302)	. Shore and a mode	V <sub>DD</sub> = 1.1 V/1.27 V	1.1 V Rail		4	7	mA

<sup>(1)</sup> The Typical rating is simulated at 3.3 V  $V_{CC}$  and 1.1 V  $V_{DD}$  and at 27°C temperature unless otherwise noted (2) The Maximum rating is simulated at 3.6 V  $V_{CC}$  and 1.27 V  $V_{DD}$  and at 85°C temperature unless otherwise noted



## 6.6 Electrical Characteristics, Differential Input

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX <sup>(2)</sup>	UNIT
D <sub>R(RX_DATA)</sub>	TMDS data lanes data rate		0.25		6	Gbps
$D_{R(RX\_CLK)}$	TMDS clock lanes clock rate		25		340	Mhz
t <sub>RX_DUTY</sub>	Input clock duty circle		40%	50%	60%	
R <sub>(INT)</sub>	Input differential termination impedance		80	100	120	Ω
V <sub>(TERM)</sub>	Input Common Mode Voltage	OE = H		0.7		V

- The Typical rating is simulated at 3.3 V  $V_{CC}$  and 1.1 V  $V_{DD}$  and at 27°C temperature unless otherwise noted The Maximum rating is simulated at 3.6 V  $V_{CC}$  and 1.27 V  $V_{DD}$  and at 85°C temperature unless otherwise noted

### 6.7 Electrical Characteristics, TMDS Differential Output

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TYP <sup>(1)</sup> MAX <sup>(2)</sup>	UNIT
V <sub>OD(PP)</sub>	Output differential voltage before Pre- emphasis; See Pre-emphasis	$V_{SADJ} = 6 \text{ k}\Omega; \text{SDA\_CTL/PRE} = \text{H:}$ See Figure 7	600	1400	mV
Steady state output differential voltage		$V_{SADJ}$ = 6 k $\Omega$ ; SDA_CTL/PRE = H, See Figure 7	350	720	mV
V <sub>OD(SS)</sub>	See Pre-emphasis	$V_{SADJ}$ = 5.5 k $\Omega$ ; SDA_CTL/PRE = L, See Figure 6	350	1000	mV
I <sub>OS</sub>	Short circuit current limit	Main link output shorted to GND		50	mA
R <sub>(TERM)</sub>	Source Termination resistance for HDMI2.0		75	150	Ω

- The Typical rating is simulated at 3.3 V  $V_{CC}$  and 1.1 V  $V_{DD}$  and at 27°C temperature unless otherwise noted The Maximum rating is simulated at 3.6 V  $V_{CC}$  and 1.27 V  $V_{DD}$  and at 85°C temperature unless otherwise noted

#### 6.8 Electrical Characteristics, DDC, I2C, HPD, and ARC

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup> MAX <sup>(2)</sup>	UNIT	
DDC and I2C						
$V_{IL}$	SCL/SDA_CTL, SCL/SDA_SRC low level input voltage			0.3 x V <sub>CC</sub>	V	
V <sub>IH</sub>	SCL/SDA_CTL, input voltage		0.7 x V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	
V	SCL/SDA_CTL, SCL/SDA_SRC low	$I_O = 3$ mA and $V_{CC} > 2$ V		0.4	V	
$V_{OL}$	level output voltage	$I_O = 3$ mA and $V_{CC} > 2$ V		0.2 x V <sub>CC</sub>	V	
HPD						
$V_{IH}$	High-level input voltage	HPD_SNK	2.1		V	
V <sub>IL</sub>	Low-level input voltage	HPD_SNK		0.8	V	
V <sub>OH</sub>	High-level output voltage	$_{IOH}$ = -500 $\mu$ A; HPD_SRC,	2.4	3.6	V	
$V_{OL}$	Low-level output voltage	$I_{OL}$ = 500 $\mu$ A; HPD_SRC,	0	0.4	V	
I <sub>LKG</sub>	Failsafe condition leakage current	V <sub>CC</sub> = 0 V; V <sub>DD</sub> = 0 V; HPD_SNK = 5 V;		40	μΑ	
I <sub>H(HPD)</sub>	High level input ourrent	Device powered; V <sub>IH</sub> = 5 V; I <sub>H(HPD)</sub> includes R <sub>(pdHPD)</sub> resistor current		40	μΑ	
	High level input current	Device powered; $V_{IL}$ = 0.8 V; $I_{L(HPD)}$ includes $R_{(pdHPD)}$ resistor current		30	μА	
R <sub>(pdHPD)</sub>	HPD input termination to GND	V <sub>CC</sub> = 0 V	150	190 220	kΩ	

- The Typical rating is simulated at 3.3 V  $V_{CC}$  and 1.1 V  $V_{DD}$  and at 27°C temperature unless otherwise noted The Maximum rating is simulated at 3.6 V  $V_{CC}$  and 1.27 V  $V_{DD}$  and at 85°C temperature unless otherwise noted



# 6.9 Electrical Characteristics, TMDS Differential Output in DP-Mode

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX <sup>(1)</sup>	UNIT
V <sub>(TX_DIFFPP_LVL0)</sub>	Differential peak-to-peak output voltage level 0	Based on default state of V0_P0_VOD register		415		V
V <sub>(TX_DIFFPP_LVL1)</sub>	Differential peak-to-peak output voltage level 1	Based on default state of V1_P0_VOD register		660		V
V <sub>(TX_DIFFPP_LVL2)</sub>	Differential peak-to-peak output voltage level 2	Based on default state of V2_P0_VOD register		880		V
$\Delta V_{OD(L0L1)}$	Output peak-to-peak differential	$\Delta V_{ODn} = 20 \times \log(V_{ODL(n+1)} /$	1		6	dB
$\Delta V_{OD(L1L2)}$	voltage delta	V <sub>ODL(n</sub> )) measured in compliance with latest PHY CTS 1.2	1		5	dB
V <sub>(TX_PRE_RATIO_0)</sub>	Pre-emphasis level 0	RBR, HBR and HBR2		0		dB
V <sub>(TX_PRE_RATIO_1)</sub>	Pre-emphasis level 1	RBR, HBR and HBR2	2		4.2	dB
V <sub>(TX_PRE_RATIO_2)</sub>	Pre-emphasis level 2	RBR, HBR and HBR2	5		7.2	dB
$\Delta V_{PRE(L1L0)}$	Dra amphasia dalta	Measured in compliance with	2			dB
$\Delta V_{PRE(L2L1)}$	Pre-emphasis delta	latest PHY CTS 1.2	1.6			dB

<sup>(1)</sup> Does not support Level 3 Swing or Pre-emphasis



## 6.10 Switching Characteristics, TMDS

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX <sup>(2)</sup>	UNIT
$d_{R}$	Data rate		250		6000	Mbps
		Reg0Ah[1:0] = 11 (default)		60		ps
		Reg0Ah[1:0] = 10		80		ps
Transition time (rise and fall time);	Reg0Ah[1:0] = 01		95		ps	
	measured at 20% and 80%. SDA_CTL = L, OE = H, All Data	Reg0Ah[1:0] = 00		110		ps
	Rates	TERM = H; Reg0Bh[7:6] = 11		122		ps
	Note: Data lane control by I2C only: See Slew Rate Control	Reg0Bh[7:6] = 10		150		ps
t <sub>T</sub> (CLOCK)		TERM = L; Reg0Bh[7:6] = 00		180		ps
		TERM = NC; Reg0Bh[7:6] = 01		203		ps

## 6.11 Switching Characteristics, HPD

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS MI		TYP <sup>(1)</sup>	MAX <sup>(2)</sup>	UNIT
t <sub>PD(HPD)</sub>		see Figure Figure 11; not valid during switching time		40	120	ns
t <sub>T(HPD)</sub>	HPD logical disconnected timeout	see Figure 12	2			ms

# 6.12 Switching Characteristics, DDC and I<sup>2</sup>C


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	Rise time of both SDA and SCL signals	V <sub>CC</sub> = 3.3 V; See Figure 15			300	ns
t <sub>f</sub>	Fall time of both SDA and SCL signals	See Figure 15			300	ns
t <sub>HIGH</sub>	Pulse duration , SCL high	See Figure 14	0.6			μS
$t_{LOW}$	Pulse duration , SCL low	See Figure 14	1.3			μS
t <sub>SU1</sub>	Setup time, SDA to SCL	See Figure 14	100			ns
t <sub>ST, STA</sub>	Setup time, SCL to start condition	See Figure 14	0.6			μS
t <sub>HD,STA</sub>	Hold time, start condition to SCL	See Figure 13	0.6			μS
t <sub>HD,DAT</sub>	Data Hold Time		0			ns
t <sub>VD,DAT</sub>	Data valid time		0.9			μs
t <sub>VD,ACK</sub>	Data valid acknowledge time		0.9			μs
t <sub>ST,STO</sub>	Setup time, SCL to stop condition	See Figure 13	0.6			μS
t <sub>(BUF)</sub>	Bus free time between stop and start condition	See Figure 13	1.3			μS

The Typical rating is simulated at 3.3 V  $V_{CC}$  and 1.1 V  $V_{DD}$  and at 27°C temperature unless otherwise noted. The Maximum rating is simulated at 3.6 V  $V_{CC}$  and 1.27 V  $V_{DD}$  and at 85°C temperature unless otherwise noted.

The Typical rating is simulated at 3.3 V  $V_{CC}$  and 1.1 V  $V_{DD}$  and at 27°C temperature unless otherwise noted. The Maximum rating is simulated at 3.6 V  $V_{CC}$  and 1.27 V  $V_{DD}$  and at 85°C temperature unless otherwise noted.




# 6.13 Typical Characteristics





# 7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

Figure 4. TMDS Main Link Test Circuit




Figure 5. Input or Output Timing Measurements



# **Parameter Measurement Information (continued)**




Figure 6. Output Differential Waveform





Figure 7. Output Differential Waveform with De-empahsis



# **Parameter Measurement Information (continued)**



Copyright © 2016, Texas Instruments Incorporated

- (1) The FR4 trace between TTP1 and TTP2 is designed to emulate 1-8" of FR4, AC coupling cap, connector and another 1-8" of FR4. Trace width – 4 mils. 100  $\Omega$  differential impedance.
- (2) All Jitter is measured at a BER of 109
- (3) Residual jitter reflects the total jitter measured at TTP4 minus the jitter measured at TTP
- (4) AVCC = 3.3 V
- (5)  $R_T = 50 \Omega$
- (6) The input signal from parallel Bert does not have any pre-emphasis. Refer to Recommended Operating Conditions.

Figure 8. HDMI Output Jitter Measurement




Figure 9. Output Eye Mask at TTP4\_EQ for HDMI 2.0

TMDS Data Rate (Gbps)	H (Tbit)	V (mV)
3.4 < DR < 3.712	0.6	335
3.712 < DR < 5.94	-0.0332Rbit <sup>2</sup> + 0.2312 R <sub>bit</sub> + 0.1998	-19.66Rbit <sup>2</sup> + 106.74R <sub>bit</sub> + 209.58
5.94 ≤ DR ≤ 6.0	0.4	150






Figure 10. HPD Test Circuit




Figure 11. HPD Timing Diagram No. 1




Figure 12. HPD Logic Disconnect Timeout






Figure 13. Start and Stop Condition Timing




Figure 14. SCL and SDA Timing






Figure 15. DDC Propagation Delay – Source to Sink




Figure 16. DDC Propagation Delay - Sink to Source




Figure 17.  $V_{\text{ID(DC)}}$  and  $V_{\text{ID(EYE)}}$ 



## 8 Detailed Description

#### 8.1 Overview

The TDP158 is an AC coupled digital video interface (DVI) or high-definition multimedia interface (HDMI) signal input to Transition Minimized Differential Signal (TMDS) level shifting Redriver. The TDP158 supports four TMDS channels, Hot Plug Detect, and a Digital Display Control (DDC) interfaces. The TDP158 supports signaling rates up to 6 Gbps to allow for the highest resolutions of 4k2k60p 24 bits per pixel and up to WUXGA 16-bit color depth or 1080p with higher refresh rates. For passing compliance and reducing system level design issues several features have been included such as TMDS output amplitude adjust using an external resistor on the VSADJ pin, source termination selection, pre-emphasis and output slew rate control. Device operation and configuration can be programmed by pin strapping or I<sup>2</sup>C. Four TDP158 devices can be used on one I<sup>2</sup>C bus when I2C\_EN is high with device address set by A0/A1.

To reduce active power the TDP158 supports dual power supply rails of 1.1 V on VDD and 3.3 V on VCC. There are several methods of power management such as going into power down mode using three methods:


- 1. HPD is low
- 2. Writing a 1 to register 09h[3]
- 3. de-asserting OE.

De-asserting OE clears the  $I^2C$  registers, thus once re-asserted, the device must be reprogrammed if  $I^2C$  was used for device setup. Upon return to normal active operation from re-asserted, OE or re-asserted HPD, and the TDP158 requires the source to write a 1 to the TMDS\_CLOCK\_RATIO\_STATUS register in order for the TDP158 to resume 75  $\Omega$  to 150  $\Omega$  source termination. If during the source to sink read, this bit is already set as a one, the TDP158 automatically sets this bit to 1. The SIG\_EN register enables the signal detect circuit that provides an automatic power-management feature during normal operation. When no valid signal is present on the clock input, the device enters Standby mode. DDC link supports the HDMI 2.0b SCDC communication, 100 Kbps data rate default and 400 kbps adjustable by software.

TDP158 supports fixed EQ gain control to compensate for different lengths of input cables or board traces. The EQ gain can be software adjusted by  $I^2C$  control or pin strapping EQ1 and EQ2 pins. Customers can use the TERM to change to one of three source termination impedances for better output performance when working in HDMI1.4b or HDMI2.0b. When the TMDS\_CLOCK\_RATIO\_STATUS bit is set to 1, the TDP158 automatically switches in 75  $\Omega$  to 150  $\Omega$  source termination. To assist in ease of implementation, the TDP158 supports lanes swapping, see *Lane Control*. The device available extended commercial temperature range is 0°C to 85°C.



#### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 8.3 Feature Description

#### 8.3.1 Reset Implementation

When OE is low, Control signal inputs are ignored; the HDMI inputs and outputs are high impedance. It is critical to transition the OE from a low level to high after the  $V_{CC}$  supply has reached the minimum recommended operating voltage. This is achieved by a control signal to the OE input, or by an external capacitor connected between OE and GND. To insure the TDP158 is properly reset, the OE pin must be de-asserted for at least 100  $\mu$ s before being asserted. When OE is re-asserted the TDP158 must be reprogrammed if it was programmed by  $I^2C$  and not pin strapping. When implementing the external capacitor, the size of the external capacitor depends on the power up ramp of the  $V_{CC}$  supply, where a slower ramp-up results in a larger value external capacitor. Refer to the latest reference schematic for TDP158; consider approximately 0.1  $\mu$ F capacitor as a reasonable first estimate for the size of the external capacitor. Both OE implementations are shown in Figure 18 and Figure 19.



## **Feature Description (continued)**




Figure 18. External Capacitor Controlled OE




Figure 19. OE Input from Active controller

## 8.3.2 Operation Timing

TDP158 starts to operate after the OE signal is properly set after power up timing complete. See Figure 20 and Table 1. Keeping OE low until  $V_{DD}$  and  $V_{CC}$  become stable avoids any timing requirements as shown in Figure 20.




Figure 20. Power up Timing for TDP158



#### **Feature Description (continued)**

#### **Table 1. Power Up and Operation Timing Requirements**

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
t <sub>d1</sub>	V <sub>CC</sub> stable before V <sub>DD</sub>	0		200	μs
t <sub>d1</sub>	V <sub>DD</sub> and V <sub>CC</sub> stable before OE de-assertion				μs
V <sub>DD(ramp)</sub>	V <sub>DD(ramp)</sub> V <sub>DD</sub> supply ramp up requirements			100	ms
V <sub>CC(ramp)</sub>	V <sub>CC</sub> supply ramp up requirements	0.2		100	ms

#### 8.3.3 Lane Control

The TDP158 has various lane control features. By default the high speed lanes are globally controlled. Pin strapping can globally control features like receiver equalization,  $V_{OD}$  swing and Pre-emphasis.  $I^2C$  programming performs the same global programming using default configurations. Through I2C a method to control receive equalization, transmitter swing  $(V_{OD})$  and Pre-emphasis on each individual lane. Setting reg09h[5] = 1 puts the device into independent lane configuration mode.

Reg31h[7:3] controls the clock lane, reg32h[7:3] controls lane D0, reg33h[7:3] controls lane D1 and reg34h[7:3] controls lane D2 while Reg4E and Reg4F control the individual lane EQ control.

#### NOTE

If the swap function is enabled and individual lane control has been implemented it is recommended to reprogram the lanes to make sure they match the expected results. Register are mapped to the pin name convention.

#### 8.3.4 Swap

TDP158 incorporates a swap function which can swap the lanes, see Figure 21. The EQ, Pre-emphasis, termination, and slew setup will follow the new mapping. This function can be used with the SCL\_CTL/SWAP pin 13 when I2C\_EN pin 8 is low or can be implemented using control the register 0x09h bit 7 and is only valid for HDMI Mode.

**Table 2. Swap Functions** 

Normal Operation	SWAP = L or CSR 0x09h bit 7 is 1'b1	Pin Numbers
$IN_D2 \rightarrow OUT_D2$	$IN\_CLK \rightarrow OUT\_CLK$	[1, 2] → [30, 29]
IN_D1 → OUT_D1	$IN\_D0 \rightarrow OUT\_D0$	[4, 5] → [27, 26]
$IN\_D0 \rightarrow OUT\_D0$	IN_D1 → OUT_D1	[6, 7] → [25, 24]
IN_CLK → OUT_CLK	IN_D2 → OUT_D2	[9, 10] → [22, 21]






Figure 21. TDP158 Swap Function

#### 8.3.5 Main Link Inputs

Standard Dual Mode DisplayPort terminations are integrated on all inputs with expected AC coupling capacitors on board prior to input pins. External terminations are not required. Each input data channel contains an equalizer to compensate for cable or board losses. The voltage at the input pins must be limited under the absolute maximum ratings.

#### 8.3.6 Receiver Equalizer

The equalizer is used to clean up inter-symbol interference (ISI) jitter/loss from the bandwidth-limited board traces or cables. TDP158 supports fixed receiver equalizer by setting the A0/EQ1 and A1/EQ2 pins or through  $I^2C$ . Table 3 shows the pin strap settings and EQ values.

**Table 3. Receiver EQ Programming and Values** 

		Global	Independent Lane Control				
RX EQ	Pin Control (1)	I2C Control	trol I2C Control (2)				
(dB)	{EQ2,EQ1}	P0_Reg0D[6:3]	D2 P0_Reg4E[3:0]	D1 P0_Reg4E[7:4]	D3 P0_Reg4F[3:0]	CLK <sup>(2)(3)</sup> P0_Reg4F[7:4]	
2	2'b00	4'b0000	4'b0000	4'b0000	4'b0000	4'b0000	
3	2'b0Z	4'b0001	4'b0001	4'b0001	4'b0001	4'b0001	
4		4'b0010	4'b0010	4'b0010	4'b0010	4'b0010	
5	2'b01	4'b0011	4'b0011	4'b0011	4'b0011	4'b0011	
6.5	2'bZ0	4'b0100	4'b0100	4'b0100	4'b0100	4'b0100	
7.5		4'b0101	4'b0101	4'b0101	4'b0101	4'b0101	
8.5	2'bZZ	4'b0110	4'b0110	4'b0110	4'b0110	4'b0110	
9		4'b0111	4'b0111	4'b0111	4'b0111	4'b0111	
10	2'bZ1	4'b1000	4'b1000	4'b1000	4'b1000	4'b1000	
11	2'b10	4'b1001	4'b1001	4'b1001	4'b1001	4'b1001	

- (1) For Pin Control  $0 = 1 \text{ k}\Omega$  pulldown resistor to GND,  $1 = 1 \text{ k}\Omega$  pullup resistor to VCC, Z = Floating (No Connect)
- 2) Individual Lane control is based upon the pin names with no swap
- 3) The CLK EQ in HDMI mode is controlled by register P0\_Reg0D[2:1]



Table 3. Receiver EQ Programming and Values (continued)

		Global	Independent Lane Control			
RX EQ	Pin Control (1)	I2C Control	I2C Control (2)			
(dB)	{EQ2,EQ1}	P0_Reg0D[6:3]	D2 P0_Reg4E[3:0]	D1 P0_Reg4E[7:4]	D3 P0_Reg4F[3:0]	CLK <sup>(2)(3)</sup> P0_Reg4F[7:4]
12		4'b1010	4'b1010	4'b1010	4'b1010	4'b1010
13		4'b1011	4'b1011	4'b1011	4'b1011	4'b1011
14		4'b1100	4'b1100	4'b1100	4'b1100	4'b1100
14.5	2'b1Z	4'b1101	4'b1101	4'b1101	4'b1101	4'b1101
15		4'b1110	4'b1110	4'b1110	4'b1110	4'b1110
15.5	2'b11	4'b1111	4'b1111	4'b1111	4'b1111	4'b1111

## 8.3.7 Input Signal Detect Block

When SIG\_EN is enabled through I<sup>2</sup>C the receiver looks for a valid HDMI clock signal input and is fully functional when a valid signal is detected. If no valid HDMI clock signal is detected, the device enters standby mode waiting for a valid signal at the clock input. All of the TMDS outputs and IN\_D[0:2] are in high-Z status. HDMI signal detect circuit is default enabled. If there is a loss of signal reg20h[5] can be read to determine if the TDP158 hasdetected a valid signal or not.

#### 8.3.8 Transmitter Impedance Control

HDMI2.0 standard requires a source termination impedance in the 75Ω to 150Ω range for data rates > 3.4Gbps. HDMI1.4b requires no source termination but has a provision for using 150 Ω to 300 Ω for higher data rates. The TDP158 has three termination levels that are selectable using pin 16 when programming through pin strapping or when using I²C programming through reg0Bh[4:3]. When the TMDS\_CLOCK\_RATIO\_STATUS bit, reg0Bh[1] = 1 the TDP158 automatically turns on the 75 Ω to 150 Ω source termination otherwise the termination must be selected. See Table 4.

**Table 4. Source Termination Control Table** 

Pin 16	Reg0Bh[4:3]	Source Termination
TERM = L	00	150 Ω ~ 300 Ω
TERM = NC	01	None
	10	Automatic set based upon TMDS_CLOCK_RATIO_STATUS bit
TERM = H	11	75 Ω ~ 150 Ω

#### **NOTE**

If the TMDS\_CLOCK\_RATIO\_STATUS bit = 1, the TDP158 automatically switches in 75  $\Omega$  ~ 150  $\Omega$  termination.



#### 8.3.9 TMDS Outputs

A 1% precision resistor, connected from VSADJ pin to ground is recommended to allow the differential output swing to comply with TMDS signal levels. The differential output driver provides a typical 10-mA current sink capability, which provides a typical 500-mV voltage drop across a  $50-\Omega$  termination resistor.




Figure 22. TMDS Driver and Termination Circuit

Referring to Figure 22, if  $V_{CC}$  (TDP158 supply) and  $A_{VCC}$  (sink termination supply) are both powered, the TMDS output signals are high impedance when OE = low. Both supplies being active is the normal operating condition. A total of approximately 33-mW of power is consumed by the terminations independent of the OE logical selection. When AVCC is powered on, normal operation (OE controls output impedance) is resumed. When the power source of the device is off and the power source to termination is on, the  $I_{O(off)}$ , output leakage current, specification ensures the leakage current is limited 45- $\mu$ A or less. The clock and data lanes  $V_{OD}$  can be changed through  $I^2C$  reg0Ch[7:2], VSWING DATA and VSWING CLK.

#### 8.3.10 Slew Rate Control

The TDP158 has the ability to slow down the TMDS output edge rates. As the clock signal tends to be a primary source of EMI the edge rates have been slowed down. There are two ways of changing the slew rate, Pin strapping for clock lane and I<sup>2</sup>C for both clock and data lanes. Refer to *Switching Characteristics*, *TMDS* 



#### 8.3.11 Pre-emphasis

The TDP158 provides Pre-emphasis on the data lanes allowing the output signal pre-conditioning to offset interconnect losses between the TDP158 outputs and a TMDS receiver. Pre-emphasis is not implemented on the clock lane unless the TDP158 is in DP Mode and at which time it becomes a data lane. The default value for Pre-emphasis is 0 dB. There are two methods to implement pre-emphasis, pin strapping or through  $I^2C$  programming. When using pin strapping the SDA\_CTL/PRE pin controls global pre-emphasis values of 0 dB or 3.5 dB. Through  $I^2C$ , reg0Ch[1:0] pre-emphasis values are 0 dB, 3.5 dB and 6 dB. The 6 dB value has different meanings when device is normal operational mode, reg09h[5] = 0, or when the TDP158 has been put into DP-Mode, reg09h[5] = 1. In normal operation supporting HDMI when selecting 6 dB pre-emphasis the output will be more on the order of 3 dB pre-emphasis with a 3 dB de-emphasis, see Figure 23. For DP-Mode selecting 6 dB pre-emphasis the output will be more on the order of 5 dB pre-emphasis with a 1 dB de-emphasis, see Figure 24.  $V_{OD(PP)}$  value will not go above 1 V.




Figure 23. 6 dB Pre-emphasis Setting in Normal Operation




Figure 24. 6 dB Pre-emphasis in DP-Mode



Table 5. Swing and Pre-em	phasis Programming	a Based Upon 6 kg	2 VSADJ Resistor

		Global Control		Independent Lane Control			
Mode	Reg09h[6] Lane CTL	Reg09[5] Mode CTL	P0_Reg0C[7:0]	Reg09h[6] Lane CTL	Reg09[5] Mode CTL	P0_Reg0C[7:0]	
HDMI	0	0	8'h00	1	0	8'h00	
DP SWG0, PRE0	0	1	8'h80	1	1	8'h80	
DP SWG0, PRE1	0	1	8'hC1	1	1	8'hC1	
DP SWG0, PRE2	0	1	8'h42	1	1	8'h42	
DP SWG1, PRE0	0	1	8'hC0	1	1	8'hA0	
DP SWG1, PRE1	0	1	8'hF1	1	1	8'h21	
DP SWG1, PRE2	0	1	8'h52	1	1	8'h62	
DP SWG2, PRE0	0	1	8'h20	1	1	8'h00	
DP SWG2, PRE1	0	1	8'h51	1	1	8'h61	

#### 8.3.12 DP-Mode Description

The TDP158 has the ability to perform as a DisplayPort redriver under the right conditions. The TDP158 is put into this mode by setting reg09h[5] to 1. The device is now programmable through I<sup>2</sup>C only. As the transmitter is a DC coupled transmitter supporting TMDS some external circuits are required to level shift the signal to an AC coupled DisplayPort signal, see Figure 47. Note that the AUX lines bypass the TDP158. To set the device up correctly during link training the TDP158 must be programmed using I<sup>2</sup>C. When this bit is set, the TDP158 does the following:

- Ignore SWAP function
- Ignore SIG EN function
- Enable all four lanes and set to support 5.4 Gbps data rate
- Sets V<sub>OD</sub> swing to the lowest level based on a 6 kΩ VSADJ resistor value
- Sets Pre-emphasis to 0 dB
- · Defaults to global lane control
- Can be set to independent lane control by setting P0\_Reg09[6] to a 1. This should be done after implementing DP Mode. Individual Lane control starts on P0\_Reg30 through P0\_Reg34 and also P0\_Reg4E and 4F

In order for the system implementer to configure the TDP158 output to the properly requested levels during link training, the following registers are used.

- Reg0Ch[7:5] is a global V<sub>OD</sub> swing control for all four lanes, see Table 5
- Reg0Ch[1:0] is a global Pre-emphasis control for all four lanes, see Table 5. This register works with Reg30h[7:6]
- Reg0D[6:3] is a global EQ control for all four lanes
- Reg30h[7:6] is to let the TDP158 know what the data rate is. This is used for the delay component for Preemphasis signal.
- Reg30h[5:2] is used to turn on or off individual lanes

Power down states while in DP-Mode are implemented the same as if in normal operation. See the *Electrical Characteristics*, *TMDS Differential Output* for the outputs based upon the VSADJ 6 k $\Omega$  VSADJ resistor.

#### 8.4 Device Functional Modes

#### 8.4.1 DDC Training for HDMI2.0 Data Rate Monitor

As part of discovery the source reads the sink E-EDID information to understand the sink's capabilities. Part of this read is HDMI Forum Vendor Specific Data Block (HF-VSDB) MAX\_TMDS\_Character\_Rate byte to determine the data rate supported. Depending upon the value the source will write to slave address 0xA8 offset 0x20 bit1, TMDS\_CLOCK\_RATIO\_STATUS. The TDP158 snoops the DDC link to determine the TMDS clock ratio status and thus sets its own TMDS\_CLOCK\_RATIO\_STATUS bit accordingly. If a '1' is written by the source the TMDS clock is 1/40 of TMDS bit period.



#### **Device Functional Modes (continued)**

The TDP158 will always default to 1/10 of TMDS bit period unless a '1' is written to address 0xA8 offset 0x20 bit 1 or during a read by the source this bit is set. This helps determine source termination when automatic source termination select is enabled. Otherwise this bit has no other impact on the TDP158. When HPD\_SNK is deasserted this bit is reset to default values of 0 if this feature is enabled. If the source does not write this bit to the sink or during the read the bit is not set the TDP158 will not set the output termination to 75  $\Omega$  to 150  $\Omega$  in support of HDMI2.0. If the TDP158 has entered a power down state using HDP\_SNK = low or OE = low this bit is cleared and will be set on a read or write where this bit is set. When DDC\_TRAIN\_SETDISABLE is 1'b0 the TMDS\_CLOCK\_RATIO\_STATUS bit will reflect the value of the DDC snoop. When DDC\_TRAIN\_SETDISABLE is 1'b1 the TMDS\_CLOCK\_RATIO\_STATUS bit is set by I²C and DDC snoop is ignored and thus automatic TERM control is ignored and must be manually set. To go back to snoop and automatic TERM control the DDC\_TRAIN\_SETDISABLE bit has to be cleared and TERM set back to automatic control.

#### 8.4.2 DDC Functional Description

The TDP158 solves sink/source level issues by implementing a master/salve control mode for the DDC bus. When the TDP158 detects the start condition on the DDC bus from the SDA\_SRC/SCL\_SRC it transfers the data or clock signal to the SDA\_SNK/SCL\_SNK with little propagation delay. When SDA\_SNK detects the feedback from the downstream device the TDP158 pulls up or pulls down the SDA\_SRC bus and delivers the signal to the source.

The DDC link defaults to 100kbps but can be set to various values including 400 kbps by setting the correct value to address 22h through the I<sup>2</sup>C interface. The HPD goes to high impedance when VCC is under low power conditions, < 1.5 V.

#### **NOTE**

The TDP158 uses clock stretching for DDC transactions. As there are sources and sinks that do not perform this function correctly a system may not work correctly as DDC transactions are incorrectly transmitted/received. To overcome this, a snoop configuration can be implemented where the SDA/SCL from the source is connected directly to the SDA/SCL pins. The TDP158 needs the SDA\_SNK and SCL\_SNK pins connected to the sink DDC pins so that the TMDS\_CLOCK\_RATIO\_STATUS bit can be automatically set otherwise it will have to be set through I²C. For best noise immunity, the SDA\_SRC and SCL\_SRC pins should be connected to GND. Care must be taken when this configuration is being implemented as the voltage level for DDC between the source and sink may be different, 3.3 V vs 5 V.

#### 8.5 Register Maps

The TDP158 local I<sup>2</sup>C interface is enabled when I<sup>2</sup>C\_EN is high. The SCL\_CTL and SDA\_CTL terminals are used for I<sup>2</sup>C clock and data respectively. The TDP158 I2C interface conforms to the two-wire serial interface defined by the I<sup>2</sup>C Bus Specification, Version 2.1 (January 2000), and supports the fast mode transfer up to 400 kbps. The device address byte is the first byte received following the START condition from the master device. The 7 bit device address for TDP158 decides by the combination of A0/EQ1 and A1/EQ2. Table 6 clarifies the TDP158 target address.

Table 6. TDP158 I2C Device Address Description

A1/A0	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (W/R)	HEX
00	1	0	1	1	1	1	0	0/1	BC/BD
01	1	0	1	1	1	0	1	0/1	BA/BB
10	1	0	1	1	1	0	0	0/1	B8/B9
11	1	0	1	1	0	1	1	0/1	B6/B7

The local I<sup>2</sup>C is 5-V tolerant, and no additional circuitry required. Local I<sup>2</sup>C buses run at 400 kHz supporting fast-mode I<sup>2</sup>C operation.



The following procedure is followed to write to the TDP158 I<sup>2</sup>C registers:

- 1. The master initiates a write operation by generating a start condition (S), followed by the TDP158 7-bit address and a zero-value "W/R" bit to indicate a write cycle.
- 2. The TDP158 acknowledges the address cycle.
- 3. The master presents the sub-address (I<sup>2</sup>C register within TDP158) to be written, consisting of one byte of data, MSB-first.
- 4. The TDP158 acknowledges the sub-address cycle.
- 5. The master presents the first byte of data to be written to the I<sup>2</sup>C register.
- 6. 6. The TDP158 acknowledges the byte transfer.
- 7. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the TDP158.
- 8. The master terminates the write operation by generating a stop condition (P).

The following procedure is followed to read the TDP158 I<sup>2</sup>C registers:

- 1. The master initiates a read operation by generating a start condition (S), followed by the TDP158 7-bit address and a one-value "W/R" bit to indicate a read cycle.
- 2. The TDP158 acknowledges the address cycle.
- 3. The TDP158 transmit the contents of the memory registers MSB-first starting at register 00h.
- 4. The TDP158 will wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I<sup>2</sup>C master acknowledges reception of each data byte transfer.
- 5. If an ACK is received, the TDP158 transmits the next byte of data.
- 6. The master terminates the read operation by generating a stop condition (P).

#### NOTE

Upon reset, the TDP158 sub-address will always be set to 0x00. When no sub-address is included in a read operation, the TDP158 sub-address will increment from previous acknowledged read or write data byte. If it is required to read from a sub-address that is different from the TDP158 internal sub-address, a write operation with only a sub-address specified is needed before performing the read operation.

Refer to Local <sup>2</sup>C Control BIT Access TAG Convention for TDP158 local I<sup>2</sup>C register descriptions. Reads from reserved fields or addresses not specified return zeros. If they are written to and then read they will read back what was written but will not impact the device features or performance.

#### 8.5.1 Local I<sup>2</sup>C Control BIT Access TAG Convention

Reads from reserved fields shall return zero, and writes to read-only reserved registers shall be ignored. Writes to reserved register which are marked with 'W' will produce unexpected behavior. All addresses not defined by this specification shall be considered reserved. Reads from these addresses shall return zero and writes shall be ignored

#### 8.5.2 BIT Access Tag Conventions

A table of bit descriptions is typically included for each register description that indicates the bit field name, field description, and the field access tags. The field access tags are described in Table 7.


Table 7. Field Access Tags

Access Tag	Name	DESCRIPTION
R	Read	The field shall be read by software
W	Write	The field shall be written by software
S	Set	The field shall be set by a write of one. Writes of Zero to the field have no effect
С	Clear	The field shall be cleared by a write of one. Writes of Zero to the field have no effect
U	Update	Hardware may autonomously update this field
NA	No Access	Not accessible or not applicable



## 8.5.3 CSR BIT FIELD DEFINITIONS, DEVICE\_ID (address = 00h~07h)

#### Figure 25. DEVICE\_ID




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8. DEVICE\_ID Field Descriptions

Bit	Field	Туре	Default	Description
7:0		R		These fields return a string of ASCII characters "TDP158" followed by one space characters TDP158: Address 0x00 – 0x07 = {- 0x54"T", 0x44"D", 0x50"P", 0x31"1", 0x35"5", 0x38"8, 0x20, 0x20

## 8.5.4 CSR BIT FIELD DEFINITIONS, REV\_ID (address = 08h)

## Figure 26. REV\_ID Field Descriptions



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 9. REV ID

Bit	Field	Туре	Default	Description
7:0	REV_ID	R	00000001	This field identifies the device revision. 00000001 – TDP158 Revision

## 8.5.5 CSR BIT FIELD DEFINITIONS – MISC CONTROL 09h (address = 09h)

## Figure 27. MISC CONTROL 09h Field Descriptions

7	6	5	4	3	2	1	0
LANE_SWAP	Lane Control	DP-Mode	SIG_EN	PD_EN	HPD_AUTO_P WRDWN_DISA BLE	12C_D	PR_CTL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 10. MISC CONTROL 09h

Bit	Field	Туре	Default	Description
7	LANE_SWAP	R/W	1'b0	This field Swaps the input lanes as per Figure 21 and Swap and valid when in HDMI Mode only.  0 Disable ( default ) No Lane Swap  1 Enable: Swaps both Input and Output Lanes
6	Lane Control	R/W	1'b0	See Lane Control 0 – Global (Default) 1 – Independent Note: In default mode reg0C and reg0D control all lanes. When set to 1 each lane can be individually controlled for Swing, EQ, Pre-emphasis.
5	DP-Mode	See DP-Mode Description 0 – Normal DP158 Open		See DP-Mode Description 0 – Normal DP158 Operation (Default) 1 – All lanes behave as data lanes and full control through I2C only



## Table 10. MISC CONTROL 09h (continued)

Bit	Field	Туре	Default	Description
4	SIG_EN	R/W	1'b1	This field enable the clock lane activity detect circuitry. See <i>Input Signal Detect Block</i> 0 – Disable Clock detector circuit closed and receiver always works in normal operation.  1 – Enable (default), Clock detector circuit will make receiver automatic enter the standby state when no valid data detect.
3	PD_EN	R/W	1'b0	0 – Normal working (default) 1 – Forced Power down by I2C, Lowest Power state
2	HPD_AUTO_PWRDWN_DISABL	R/W	1'b0	0 – Automatically enters power down mode based on HPD_SNK (default) 1 – Will not automatically enter power down mode
1:0	I2C_DR_CTL	R/W	2'b10	I2C data rate supported for configuring device.  00 – 5Kbps  01 – 10Kbps  10 – 100Kbps( Default )  11 – 400Kbps

# 8.5.6 CSR BIT FIELD DEFINITIONS – MISC CONTROL 0Ah (address = 0Ah)

## Figure 28. MISC CONTROL 0Ah Field Descriptions

7	6	5	4	3	2	1	0
Reserved	HPDSNK_GAT E_EN		Rese	erved		SLEW_C	CTL_DATA
R	R/W			R		F	2/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 11. MISC CONTROL 0Ah

Bit	Field	Туре	Default	Description			
7	Reserved	R	1'b0	Reserved			
6	HPDSNK_GATE_EN	R/W	1'b0	The field set the HPD_SNK signal pass through to HPD_SRC not and HPD_SRC whether held in the de-asserted state.  0 – HPD_SNK passed through to the HPD_SRC (default)  1 – HPD_SNK will not pass through to the HPD_SRC.			
5:2	Reserved	R	4'b0000	Reserved			
1:0	SLEW_CTL_DATA	R/W	2'b11	See Slew Rate Control 00 – Slowest ~ 110 01 – Mid-Range 1 ~ 95 10 – Mid-Range 2 ~ 80 ps 11 – Fastest (Default) ~ 60 ps Values are typical			



## 8.5.7 CSR BIT FIELD DEFINITIONS - MISC CONTROL 0Bh (address = 0Bh)

# Figure 29. MISC CONTROL 0Bh Field Descriptions

7	6	5	4	3	2	1	0
SLEW_C	CTL_CLK	Reserved	TERM		DDC_DR_SEL	TMDS_CLOCK _RATIO_STAT US	DDC_TRAIN_S ETDISABLE
R/W		R	R/W		R/W	R/W/U	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


## Table 12. MISC CONTROL 0Bh

Bit	Field	Туре	Reset	Description
7:6	SLEW_CTL_CLK	R/W	2'b01	See Slew Rate Control  00 - Slowest ~ 215 ps  01 - Mid-Range 1 (Default) ~ 185 ps  10 - Mid-Range 2 ~ 155 ps  11 - Fastest ~ 125 ps  Values are typical
5	Reserved	R	1'b0	Reserved
4:3	TERM	R/W	2'b10	Controls termination for HDMI TX. See <i>Transmitter Impedance Control</i> $00-150$ to $300~\Omega$ $01-No$ termination $10-Follows~TMDS\_CLOCK\_RATIO\_STATUS~bit~(default).$ When = 1 termination value is 75 to 150 $\Omega$ : When = 0 No termination $11-75$ to $150~\Omega$ : Note: When TMDS\_CLOCK_RATIO_STATUS~bit~reg0Bh[1] = 1 this register will automatically be set to 11 for 75 to 150 $\Omega$ but can be overwritten using this address
2	DDC_DR_SEL	R/W	1'b0	Defines the DDC output speed for DDC bridge 0 – 100kbps (default) 1 – 400kbps
1	TMDS_CLOCK_RATIO_STATUS	R/W/U	1'b0	This field is updated from snoop of I2C write to slave address 0xA8 offset 0x20 bit 1 that occurred on the SDA_SRC/SCL_SRC interface. When bit 1 of address 0xA8 offset 0x20 is written to a 1'b1 or read as a 1'b1, then this field will be set to a 1'b1. When bit 1 of address 0xA8 offset 0x20 is written to a 1'b0, then this field will be set to a 1'b0. This field is reset to default value whenever HPD_SNK is de-asserted for greater than 2ms. The main function of this bit is to automatically set the proper TX termination when value = 1.  0 - HDMI1.4b (default) 1 - HDMI2.0 Note 1. When DDC_TRAIN_SETDISABLE is 1'b0 this bit will reflect the value of the DDC snoop. Note 2. When DDC_TRAIN_SETDISABLE is 1'b1 this bit is set by I2C and DDC snoop is ignored. If this bit was set to 1 during snoop prior to the DDC_TRAIN_SETDISABLE being set to 1 it will be cleared to 0.
0	DDC_TRAIN_SETDISABLE	R/W	1'b0	This field indicate the DDC training block function status.  0 – DDC training enable (default)  1 – DDC training disable –DDC snoop disabled  Note 1. When DDC_TRAIN_SETDISABLE is 1'b0 the  TMDS_CLOCK_RATIO_STUATU bit will reflect the value of the DDC snoop.  Note 2. When DDC_TRAIN_SETDISABLE is 1'b1 this bit is set by I2C and DDC snoop is ignored and thus automatic TERM  control is ignored and must be manually set and  TMDS_CLOCK_RATIO_STATUS bit will be cleared.  Note 3. To go back to snoop and automatic TERM control this bit has to be cleared and TERM set back to automatic control.



## 8.5.8 CSR BIT FIELD DEFINITIONS - MISC CONTROL 0Ch (address = 0Ch)

#### Figure 30. MISC CONTROL 0Ch Field Descriptions



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 13. MISC CONTROL 0Ch

Bit	Field	Туре	Reset	Description
7:5	VSWING_DATA	R/W	3'b000	Data Output Swing Control 000 – Vsadj set (default) 001 – Increase by 7% 010 – Increase by 14% 011 – Increase by 21% 100 – Decrease by 30% 101 – Decrease by 21% 110 – Decrease by 14% 111 – Decrease by 7%
4:2	VSWING_CLK	R/W	3'b000	Clock Output Swing Control: Default is set by Vsadj resistor value and the value of reg0Dh[0].  000 – Vsadj set (default)  001 – Increase by 7%  010 – Increase by 14% 011 – Increase by 21%  100 – Decrease by 30%  101 – Decrease by 21%  110 – Decrease by 14%  111 – Decrease by 7%
1:0	HDMI_TWPST1[1:0]	R/W	2'b00	HDMI Pre-emphasis 00 – No Pre-emphasis (default) 01 – 3.5 dB 10 – 6 dB 11 – Reserved NOTE: See Pre-emphasis Section for 6 dB explanation during normal operation supporting HDMI.

## 8.5.9 CSR BIT FIELD DIFINITIONS, Equalization Control Register (address = 0Dh)

#### Figure 31. Equalization Control Register

7	6	5	4	3	2	1	0	
Reserved		Data Lane Fixed EQ Values				Clock EQ Values DIS_HDMI2_S WG		
R		R/	W		R/	W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 14. Equalization Control Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	Reserved	R	1'b0	Reserved
6:3	Data Lane Fixed EQ Values	R/W	4'b0000	(Section Receiver Equalizer and Table 3 for values) 0000 – 0 dB (default)
2:1	Clock EQ Values	R/W	2'b00	00 – 0dB (default) 01 – 1.5dB 10 – 3dB 11 – 4.5dB
0	DIS_HDMI2_SWG	R/W	1'b0	Disables halving the clock output swing when entering HDMI2.0 mode from TMDS_CLOCK_RATIO_STATUS.  0 - Disables TMDS_CLOCK_RATIO_STATUS control of the clock VOD so output swing is at full swing (default)  1 - Clock VOD is half of set values when TMDS_CLOCK_RATIO_STATUS states in HDMI2.0 mode



## 8.5.10 CSR BIT FIELD DEFINITIONS, POWER MODE STATUS (address = 20h)

# Figure 32. POWER MODE STATUS

7	6	5	4	3	2	1	0
Power Down Status Bit	Standby Status Bit	Loss of Signal Status Bit – LOS			Reserved		
R/U	R/U	R/U			R		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 15. POWER MODE STATUS Field Descriptions**

Bit	Field	Туре	Reset	Description
7	Power Down Status Bit	R/U	1'b0	0 – Normal Operation 1 – Device in Power Down Mode.
6	Standby Status Bit	R/U	1'b0	0 – Normal Operation 1 – Device in Standby Mode
5	Loss of Signal Status Bit – LOS	R/U	1'b0	0 – Clock present 1 – No Clock present
4:0	Reserved	R	5'b00000	Reserved

## 8.5.11 CSR BIT FIELD DIFINITIONS, DP-Mode and INDIVIDUAL LANE CONTROL (address = 30h)

See Section 8.3.10 and 8.3.3 Note: DP-Mode is valid only when DP-Mode Register P0\_Reg09[5] is set to one

Figure 33. DP-Mode and INDIVIDUAL LANE CONTROL

7	6	5	4	3	2	1	0
Data Ra	ite Select	Clock Lane	Lane D0	Lane D1	Lane D2	Reserved	
R/W	R/W	R/W	R/W	R/W	R/W	R	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 16. DP-Mode and INDIVIDUAL LANE CONTROL Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	Data Rate Select	R/W	2'b00	00 – 5.4 Gbps (default) 01 – 2.7 Gbps 10 – 1.62 Gbps 11 - Reserved
5	Clock Lane	R/W	1'b1	0 – Disabled 1 – Enabled (default)
4	Lane D0	R/W	1'b1	0 – Disabled 1 – Enabled (default)
3	Lane D1	R/W	1'b1	0 – Disabled 1 – Enabled (default)
2	Lane D2	R/W	1'b1	0 – Disabled 1 – Enabled (default)
1:0	Reserved	R	2'b00	Reserved



#### 8.5.12 CSR BIT FIELD DIFINITIONS, DP-Mode and INDIVIDUAL LANE CONTROL (address = 31h)

See Section *DP-Mode Description* and *Lane Control* Note: DP-Mode is valid only when DP-Mode Register P0\_Reg09[5] is set to one

Figure 34. DP-Mode and INDIVIDUAL LANE CONTROL

7	6	5	4	3	2	1	0
VOD S	Swing Adjust for CL	_K Lane	Pre-emphasis La	Adjust for CLK ne		Reserved	
	R/W		R/	W		R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 17. DP-Mode and INDIVIDUAL LANE CONTROL Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	VOD Swing Adjust for CLK Lane	R/W	3'b000	000 – Vsadj set (default) 001 – Increase by 7% 010 – Increase by 14% 011 – Increase by 21% 100 – Decrease by 30% 101 – Decrease by 21% 110 – Decrease by 21% 111 – Decrease by 14% 111 – Decrease by 7% Note: reg09h[6] = 1 otherwise all lanes are global control.
4:3	Pre-emphasis Adjust for CLK Lane	R/W	2'b00	00 – No Pre-emphasis (default) 01 – 3.5 dB Pre-emphasis. 10 – 6 dB Pre-emphasis 11 – Reserved Note 1. reg09h[6] = 1 otherwise all lanes are global control. Note 2. If in HDMI mode writes will be ignored and reg09h[7] SWAP = 0. No pre-emphasis on clock.
2:0	Reserved	R/W	3'b000	Reserved

## 8.5.13 CSR BIT FIELD DIFINITIONS, DP-Mode and INDIVIDUAL LANE CONTROL (address = 32h)

See Section *DP-Mode Description* and *Lane Control* Note: DP-Mode is valid only when DP-Mode Register P0\_Reg09[5] is set to one

Figure 35. DP-Mode and INDIVIDUAL LANE CONTROL

7	6	5	4	3	2	1	0
VOD	Swing Adjust for DO	) Lane	Pre-emphasis Ad	djust for D0 Lane		Reserved	
	R/W		R/	W		R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 18. DP-Mode and INDIVIDUAL LANE CONTROL Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	VOD Swing Adjust for D0 Lane	R/W	3'b000	000 – Vsadj set (default) 001 – Increase by 7% 010 – Increase by 14% 011 – Increase by 21% 100 – Decrease by 30% 101 – Decrease by 21% 110 – Decrease by 14% 11 – Decrease by 7% Note: reg09h[6] = 1 otherwise all lanes are global control.
4:3	Pre-emphasis Adjust for D0 Lane	R/W	2'b00	00 – No Pre-emphasis (default) 01 – 3.5 dB Pre-emphasis. 10 – 6 dB Pre-emphasis 11 – Reserved Note: reg09h[6] = 1 otherwise all lanes are global control.
2:0	Reserved	R/W	3'b000	Reserved



#### 8.5.14 CSR BIT FIELD DIFINITIONS, DP-Mode and INDIVIDUAL LANE CONTROL (address = 33h)

See Section *DP-Mode Description* and *Lane Control* Note: DP-Mode is valid only when DP-Mode Register P0\_Reg09[5] is set to one

Figure 36. DP-Mode and INDIVIDUAL LANE CONTROL

7	6	5	4	3	2	1	0
	VOD Swing Adjust for D1	Lane	Pre-emphasis Ac	ljust for D1 Lane		Reserved	
	R/W			W	R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


#### Table 19. DP-Mode and INDIVIDUAL LANE CONTROL Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	VOD Swing Adjust for D1 Lane	R/W	3'b000	000 – Vsadj set (default) 001 – Increase by 7% 010 – Increase by 14% 011 – Increase by 21% 100 – Decrease by 30% 101 – Decrease by 21% 110 – Decrease by 14% 11 – Decrease by 7% Note: reg09h[6] = 1 otherwise all lanes are global control.
4:3	Pre-emphasis Adjust for D1 Lane	R/W	2'b00	00 – No Pre-emphasis (default) 01 – 3.5 dB Pre-emphasis. 10 – 6 dB Pre-emphasis 11 – Reserved Note: reg09h[6] = 1 otherwise all lanes are global control.
2:0	Reserved	R/W	3'b000	Reserved

#### 8.5.15 CSR BIT FIELD DIFINITIONS, DP-Mode and INDIVIDUAL LANE CONTROL (address = 34h)

See Section *DP-Mode Description* and *Lane Control* Note: DP-Mode is valid only when DP-Mode Register P0\_Reg09[5] is set to one

Figure 37. DP-Mode and INDIVIDUAL LANE CONTROL



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 20. DP-Mode and INDIVIDUAL LANE CONTROL Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	VOD Swing Adjust for D2 Lane	R/W	3,p000	000 – Vsadj set (default) 001 – Increase by 7% 010 – Increase by 14% 011 – Increase by 21% 100 – Decrease by 30% 101 – Decrease by 21% 110 – Decrease by 14% 11 – Decrease by 7% Note: reg09h[6] = 1 otherwise all lanes are global control.
4:3	Pre-emphasis Adjust for D2 Lane		2'b00	00 – No Pre-emphasis (default) 01 – 3.5 dB Pre-emphasis. 10 – 6 dB Pre-emphasis 11 – Reserved Note 1. reg09h[6] = 1 otherwise all lanes are global control. Note 2. If in HDMI mode writes will be ignored and reg09h[7] SWAP = 1. No pre-emphasis on clock.
2:0	Reserved	R/W	3'b000	Reserved



## 8.5.16 CSR BIT FIELD DIFINITIONS, DP-Mode and INDIVIDUAL LANE CONTROL (address = 35h)

See Section *DP-Mode Description* and *Lane Control* Note: DP-Mode is valid only when DP-Mode Register P0\_Reg09[5] is set to one

Figure 38. DP-Mode and INDIVIDUAL LANE CONTROL

7	6	5	4	3	2	1	0			
Reserved										
R										

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


## Table 21. DP-Mode and INDIVIDUAL LANE CONTROL Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	Reserved	R	'h00	Reserved

#### 8.5.17 CSR BIT FIELD DIFINITIONS, DP-Mode and INDIVIDUAL LANE CONTROL (address = 4Dh)

See Section *DP-Mode Description* and *Lane Control* Note: DP-Mode is valid only when DP-Mode Register P0\_Reg09[5] is set to one

Figure 39. DP-Mode and INDIVIDUAL LANE CONTROL



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 22. DP-Mode and INDIVIDUAL LANE CONTROL Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	Reserved	R	'h00	Reserved

## 8.5.18 CSR BIT FIELD DIFINITIONS, DP-Mode and INDIVIDUAL LANE CONTROL (address = 4Eh)

See Section *DP-Mode Description* and *Lane Control* Note: DP-Mode is valid only when DP-Mode Register P0\_Reg09[5] is set to one

Figure 40. DP-Mode and INDIVIDUAL LANE CONTROL

7	6	5	4	3	2	1	0		
	Data Lane 1 Fiz	xed EQ Values		Data Lane 2 Fixed EQ Values					
	R/	W			R/	W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 23. DP-Mode and INDIVIDUAL LANE CONTROL Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	Data Lane 1 Fixed EQ Values	R/W	4'b0000	Section 8.3.6 and Table 8 2 for values 0000 – 0 dB (default)
3:0	Data Lane 2 Fixed EQ Values	R/W	4'b0000	Section 8.3.6 and Table 8 2 for values 0000 – 0 dB (default)



## 8.5.19 CSR BIT FIELD DIFINITIONS, DP-Mode and INDIVIDUAL LANE CONTROL (address = 4Fh)

See Section *DP-Mode Description* and *Lane Control* Note: DP-Mode is valid only when DP-Mode Register P0\_Reg09[5] is set to one

Figure 41. DP-Mode and INDIVIDUAL LANE CONTROL

7	6	5	4	3	2	1	0		
	CLK Lane Fixe	ed EQ Values		Data Lane 0 Fixed EQ Values					
	RΛ	N			R/	W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 24. DP-Mode and INDIVIDUAL LANE CONTROL Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	CLK Lane Fixed EQ Values	R/W	4'b0000	Section 8.3.6 and Table 8 2 for values 0000 – 0 dB (default)
3:0	Data Lane 0 Fixed EQ Values	R/W	1 4 h0000	Section 8.3.6 and Table 8 2 for values 0000 – 0 dB (default)



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

TDP158 is designed to accept AC coupled HDMI input signals. The device provides signal conditioning and level shifting functions to drive a compliant HDMI source connector. The device is not recommended for a HDMI sink application such as monitor, TV where HDMI compliance is required. TDP158 can be used as an DP/HDMI redriver in an embedded application where appropriate termination can be ensured. In many major PC or gaming systems APU/GPU can provide AC coupled HDMI 2.0 signals. TDP158 is suitable for such platforms.

### 9.1 Application Information

The TDP158 was defined to work in mainly in source applications such as Blu-Ray DVD player, gaming system, desktop, notebook or AVR. The following sections provide design consideration for various types of applications.

## 9.2 Typical Application

Figure 42 provides a schematic representation of what is considered a standard implementation.




Figure 42. TDP158 in Source Side Application



## **Typical Application (continued)**

### 9.2.1 Design Requirements

The TDP158 can be designed into many different applications. In all the applications there are certain requirements for the system to work properly. Two voltage rails are required in order to support lowest power consumption possible. OE pin must have a 0.1-µF capacitor to ground. This pin can be driven by a processor but the pin needs to change states after voltage rails have stabilized. The best way to configure the device is by using I2C but pin strapping is also provided as I<sup>2</sup>C is not available in all cases. As sources may have many different naming conventions it is necessary to confirm that the link between the source and the TDP158 are correctly mapped. A Swap function is provide for the input pins incase signaling if reversed between source and device. The control pin values below are based upon driving pins with a microcontroller, otherwise, the shown pullup/down configuration meets device levels. Table below provides information on expected values in order to perform properly.

For this design, use the parameters shown in Table 25.

Design Parameter	Value
V <sub>CC</sub>	3.3 V
$V_{DD}$	1.1 V
Main Link Input Voltage	$V_{ID} = 0.15 \text{ to } 1.4 \text{ Vpp}$
Control Pin Max Voltage for Low	Connect to 1 kΩ pulldown resistor to GND
Control Pin Voltage Range Mid	Connect to 1 kΩ pulldown resistor to GND
Control Pin Min Voltage for High	Connect to 1 k $\Omega$ pullup resistor to V <sub>CC</sub>
R <sub>(VSADJ)</sub> Resistor	6.49 kΩ 1%

**Table 25. Design Parameters** 

### 9.2.2 Detailed Design Procedure

## 9.2.2.1 Source Side

The TDP158 is a signal conditioning device that provides several forms of signal conditioning in order to support compliance for HDMI or DVI at a source connector. These forms of signal conditioning are accomplished using receive equalization, retiming, and output driver configurability. The transmitter will drive 1"- 2" of board trace and connector when compliance is required at the connector.

To design in the TDP158 the following need to be understood for a source side application:

- Determine the loss profile between the GPU/chipset and the HDMI/DVI connector.
- Based upon this loss profile and signal swing determine optimal location for the TDP158, in order to pass source electrical compliance. Usually within 1"- 2" of the connector.
- Use the typical application Figure 42 for information on control pin resistors.
- The TDP158 has a receiver equalizer but can also be configured using EQ1 and EQ2 control pins.
- Set the V<sub>OD</sub>, Pre-emphasis, termination, and edge rate levels appropriately to support compliance by using the appropriate VSADJ resistor value and setting SDA\_CTL/PRE, TERM and SLEW control pins.
- The thermal pad must be connected to ground.
- See schematics in Figure 42 on recommended decouple caps from V<sub>CC</sub> pins to Ground.



### 9.2.2.2 DDC Pull Up Resistors

This section is for information only and subject to change depending upon system implementation. The pull-up resistor value is determined by two requirements:

1. The maximum sink current of the I<sup>2</sup>C buffer:

The maximum sink current is 3 mA or slightly higher for an I<sup>2</sup>C driver supporting standard-mode I<sup>2</sup>C operation.

$$R_{UP(min)} = \frac{V_{CC}}{I_{sink}}$$
 (1)

#### 2. The maximum transition time on the bus:

The maximum transition time, T, of an I<sup>2</sup>C bus is set by an RC time constant, where R is the pull-up resistor value, and C is the total load capacitance. The parameter, k, can be calculated from Equation 3 by solving for t, the times at which certain voltage thresholds are reached. Different input threshold combinations introduce different values of t. Table 26 summarizes the possible values of k under different threshold combinations.

$$T = k \times RC \tag{2}$$

$$V(t) = V_{DD} \times (1 - e^{\frac{-t}{RC}})$$
(3)

Table 26. Value k upon Different Input Threshold Voltages

$V_{th}$ - $V_{th+}$	0.7 V <sub>CC</sub>	0.65 V <sub>CC</sub>	0.6 V <sub>CC</sub>	0.55 V <sub>CC</sub>	0.5 V <sub>CC</sub>	0.45 V <sub>CC</sub>	0.4 V <sub>CC</sub>	0.35 V <sub>CC</sub>	0.3 V <sub>CC</sub>
0.1 V <sub>CC</sub>	1.0986	0.9445	0.8109	0.6931	0.5878	0.4925	0.4055	0.3254	0.2513
0.15 V <sub>CC</sub>	1.0415	0.8873	0.7538	0.6360	0.5306	0.4353	0.3483	0.2683	0.1942
0.2 V <sub>CC</sub>	0.9808	0.8267	0.6931	0.5754	0.4700	0.3747	0.2877	0.2076	0.1335
0.25 V <sub>CC</sub>	0.9163	0.7621	0.6286	0.5108	0.4055	0.3102	0.2231	0.1431	0.0690
0.3 V <sub>CC</sub>	0.8473	0.6931	0.5596	0.4418	0.3365	0.2412	0.1542	0.0741	

From Equation 1, Rup(min) = 5.5 V/3 mA = 1.83 k $\Omega$  to operate the bus under a 5-V pull-up voltage and provide less than 3 mA when the I<sup>2</sup>C device is driving the bus to a low state. If a higher sink current, for example 4 mA, is allowed, Rup(min) can be as low as 1.375 k $\Omega$ .

If DDC working at standard mode of 100 Kbps, the maximum transition time T is fixed, 1  $\mu$ s, and using the k values from Table 26, the recommended maximum total resistance of the pull-up resistors on an I<sup>2</sup>C bus can be calculated for different system setups. If DDC working in fast mode of 400 Kbps, the transition time should be set at 300 ns according to I<sup>2</sup>C specification.

To support the maximum load capacitance specified in the HDMI spec,  $C_{(cable)}(max) = 700$  pF,  $C_{(source)} = 50$  pF,  $C_{(labe)}(max) = 700$  pF,  $C_{(labe)}(max) = 7$ 


Table 27. Pull-Up Resistor Upon Different Threshold Voltages and 800-pF Loads

$V_{th}$ - $V_{th+}$	0.7 V <sub>CC</sub>	0.65 V <sub>CC</sub>	0.6 V <sub>CC</sub>	0.55 V <sub>CC</sub>	0.5 V <sub>CC</sub>	0.45 V <sub>CC</sub>	0.4 V <sub>CC</sub>	0.35 V <sub>CC</sub>	0.3 V <sub>CC</sub>	UNIT
0.1 V <sub>CC</sub>	1.14	1.32	1.54	1.8	2.13	2.54	3.08	3.84	4.97	ΚΩ
0.15 V <sub>CC</sub>	1.2	1.41	1.66	1.97	2.36	2.87	3.59	4.66	6.44	ΚΩ
0.2 V <sub>CC</sub>	1.27	1.51	1.8	2.17	2.66	3.34	4.35	6.02	9.36	ΚΩ
0.25 V <sub>CC</sub>	1.36	1.64	1.99	2.45	3.08	4.03	5.6	8.74	18.12	ΚΩ
0.3 V <sub>CC</sub>	1.48	1.8	2.23	2.83	3.72	5.18	8.11	16.87		ΚΩ

To accommodate the 3-mA drive current specification, a narrower threshold voltage range is required to support a maximum 800-pF load capacitance for a standard-mode I<sup>2</sup>C bus.



## 9.2.3 Application Curves






Figure 43. High Loss Input Eye -20" 4 mil Trace at TDP158 Pin

Figure 44. Output Eye from High Loss Input Eye at TDP158 Pin




Figure 45. HDMI2 Compliance Eye from High Loss Input Eye



## 9.2.4 Application with DDC Snoop

### 9.2.4.1 Source Side HDMI Application

In source side applications the TDP158 takes an AC coupled HDMI signal and provides signal conditioning and level shifting to support TMDS signaling. Figure 46 provides an example of a DDC snoop version. Notes in both schematics provide important system design considerations. To help reduce overall EMI in a system the VCC and VDD decoupling caps need to be as close to the pins as possible. The drawings shown one set but multiple sets may be needed for each pin.

Control pins should be tied to 1 k $\Omega$  pullup to VCC, 1 k $\Omega$  pulldown to GND, or left floating. Drawings show 0- $\Omega$  resistors as this provides flexibility. In noisy systems a 0.1- $\mu$ F capacitor to GND may reduce glitches on these pins and are not shown in the drawings. If an application requires completely bypassing the DDC source and sink pins on the TDP158 then connect them to GND as the SCL/SDA\_SRC are shown in Figure 46. If this is done the TX termination must be controlled by the TERM pin or through I $^2$ C.




Figure 46. TDP158 Source Side Application with DDC Snoop



## 9.2.5 9.1.2 Source Side HDMI/DP Application Using DP-Mode

The TDP158 has a special mode that will allow the device to support either HDMI or DP applications. The device is put into this mode by setting reg09h[5] to 1. The device will self-configure with the following settings and become I<sup>2</sup>C programmable only. The TDP158 does not support automatic Link Training for DisplayPort. AUX channel bypasses device.

- All four lanes are turned on and configured for 5.4 Gbps data rate.
- Sets V<sub>OD</sub> Swing to ~ 410 mV (This value is based upon a VSADJ value of 6 kΩ).
- Reg0Ch[7:5] is used to control VOD swing for all lanes.
- Reg0Ch[1:0] is used to control Pre-emphasis for all lanes.
- Reg30h[7:2] is used to turn on or off individual lanes as well as informing the TDP158 what the data rate is.
   This is used for the delay component for Pre-emphasis signal.




Figure 47. TDP158 in Dual Role Source Side Application



## 10 Power Supply Recommendations

## 10.1 Power Management

To minimize the power consumption of customer application, TDP158 used the dual power supply.  $V_{CC}$  is 3.3 V with 10% range to support the I/O voltage. The  $V_{DD}$  is 1.1 V with ~ 5% range to supply the internal digital control circuit. TDP158 operates in 3 different working states.

- Power down Mode:
  - OE = Low puts the device into its lowest power state by shutting down all function blocks.
    - When OE is re-asserted the transitions from L→H creates a reset and if the device is programmed through I<sup>2</sup>C it must be reprogrammed.
  - Writing a 1 to register 09h[3].
  - OE = High, HPD\_SNK = Low for > 2ms
- Standby Mode:
  - HPD\_SNK = High but no valid clock signal detect on clock lane.
- Normal operation:
  - When HPD assert, the device output will enable based on the signal detector circuit result.
  - HPD\_SRC = HPD\_SNK in all conditions. The HPD channel operational when V<sub>CC</sub> over 3 V.

#### NOTE

When the TDP158 is put into a power down state the I<sup>2</sup>C registers are cleared. This is important as the TMDS\_CLOCK\_RATIO\_STATUS bit will be cleared. If cleared and HDMI2.0 resolutions are to be supported the TDP158 expects the source to write a 1 to this bit location. If the read has the bit set, the TDP158 will set this bit; otherwise, the source termination must be set manually.

## 10.2 Standby Power

The TDP158/I implement a two stage standby power process.

Stage 1: If there is no signal on the Clock line, the max  $I_{VCC} \sim 7$  mA and max  $I_{VDD} \sim 7$  mA.

Stage 2: If a signal is on the clock line like noise or a clock signal, the TDP158 investigates for 3  $\mu$ s to 5  $\mu$ s at which time, it determines if a is clock present.

- If a clock is detected the TDP158 will go into normal operation.
- If it is determined that no clock is present the TDP158 will re-enter stage 1.

In stage 2; max  $I_{VCC} \sim 7$  mA and max  $I_{VDD} \sim 27$  mA.

#### **Table 28. Power Modes**

	INP	UTS				STA	TUS		
OE	HPD_SNK	Reg09[2]	IN_CLK	HPD_SRC	IN_Dx	SDA/SCL_CTL	OUT_Dx OUT_CLK	DDC	Mode
L	Х	х	x	н	High-Z	Disable	High-Z	Disabled	Power Down Mode
Н	х	1	X	HPD_SNK	RX Active	Active	TX Active	Active	Normal operation
Н	Х	1	No Valid TMDS Clock	HPD_SNK	D0-D2 Disabled IN_CLK Active	Active	High-Z	Active	Standby Mode (Squelch waiting)
Н	х	1	Valid TMDS Clock	HPD_SNK	RX Active	Active	TX Active	Active	Normal operation
Н	Н	0	No Valid TMDS Clock	HPD_SNK	D0-D2 Disabled IN_CLK Active	Active	High-Z	Active	Standby Mode (Squelch waiting)
Н	Н	0	Valid TMDS Clock	HPD_SNK	RX Active	Active	TX Active	Active	Normal operation



## 11 Layout

## 11.1 Layout Guidelines

For the TDP158 On a high-K board – It is required to solder the PowerPAD<sup>TM</sup> onto the thermal land to ground. A thermal land is the area of solder-tinned-copper underneath the PowerPAD<sup>TM</sup> package. On a high-K board the TDP158 can operate over the full temperature range by soldering the PowerPAD<sup>TM</sup> onto the thermal land. On a low-K board, for the device to operate across the temperature range on a low-K board, a 1-oz Cu trace connecting the GND pins to the thermal land must be used. A simulation shows  $R_{\theta JA} = 100.84^{\circ}C/W$  allowing 545 mW power dissipation at 70°C ambient temperature. A general PCB design guide for PowerPAD packages is provided in the document SLMA002 . TI recommends using at a minimum a four layer stack up to accomplish a low-EMI PCB design. TI recommends six layers as the TDP158 is a two voltage rail device.

- Routing the high-speed TMDS traces on the top layer avoids the use of vias. (and the introduction of their inductances) and allows for clean interconnects from the HDMI connectors to the Redriver inputs and outputs. It is important to match the electrical length of these high speed traces to minimize both inter-pair and intrapair skew.
- Placing a solid ground plane next to the high-speed single layer establishes controlled impedance for transmission link interconnects and provides an excellent low –inductance path for the return current flow.
- Placing a power plane next to the ground plane creates and additional high-frequency bypass capacitance.
- Routing slower seed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.
- If an additional supply voltage plane or signal layer is needed, add a second power/ground plane system to
  the stack to keep symmetry. This makes the stack mechanically stable and prevents it from warping. Also the
  power and ground plane of each power system can be place closer together, thus increasing the high
  frequency bypass capacitance significantly.





Figure 48. Recommended 4 – or 6 – Layer PCB Stack



## 11.2 Layout Example



The differential input lanes and differential output lanes should be separated as close to the TDP158 as feasible in order to minimize crosstalk. Adding a ground flood plain between each differential lane further reduces crosstalk and thus improves signal integrity at high speed data rates.

Figure 49. Example Layout for Source Side Application



## 12 Device and Documentation Support

## 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- PowerPAD Thermally Enhanced Package, SLMA002
- [HDMI] High-definition Multimedia Interface Specification Version 1.4b October,2011 HDMI] High-definition Multimedia Interface Specification Version 2.0 September 4,2013
- [HDMI] High-definition Multimedia Interface CTS Version 1.4b October, 2011
- [HDMI] High-definition Multimedia Interface CTS Version 2.0o June 2016
- [I2C] The I2C-Bus specification version 2.1 January 2000

## 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. Blu-ray is a trademark of Blu-ray Disc Accociation. All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.







11-Oct-2019

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TDP158RSBR	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 85	TDP158	Samples
TDP158RSBT	ACTIVE	WQFN	RSB	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 85	TDP158	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





11-Oct-2019

# PACKAGE MATERIALS INFORMATION

www.ti.com 11-Oct-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

7 til dimonololo dio nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TDP158RSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TDP158RSBT	WQFN	RSB	40	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2


www.ti.com 11-Oct-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TDP158RSBR	WQFN	RSB	40	3000	367.0	367.0	35.0	
TDP158RSBT	WQFN	RSB	40	250	210.0	185.0	35.0	

5 x 5 mm, 0.4 mm pitch




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated