

### Is Now Part of



## ON Semiconductor®

# To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">guestions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



August 1989 Revised August 2000

### 100336

### Low Power 4-Stage Counter/Shift Register

### **General Description**

The 100336 operates as either a modulo-16 up/down counter or as a 4-bit bidirectional shift register. Three Select  $(S_n)$  inputs determine the mode of operation, as shown in the Function Select table. Two Count Enable ( $\overline{\text{CEP}}$ ,  $\overline{\text{CET}}$ ) inputs are provided for ease of cascading in multistage counters. One Count Enable ( $\overline{\text{CET}}$ ) input also doubles as a Serial Data  $(D_0)$  input for shift-up operation. For shift-down operation,  $D_3$  is the Serial Data input. In counting operations the Terminal Count ( $\overline{\text{TC}}$ ) output goes LOW when the counter reaches 15 in the count/up mode or 0 (zero) in the count/down mode. In the shift modes, the  $\overline{\text{TC}}$  output and the  $D_0/\overline{\text{CET}}$  input means that one interconnection from one stage to the next higher stage serves as the link for multistage counting or shift-up operation. The indi-

vidual Preset ( $P_n$ ) inputs are used to enter data in parallel or to preset the counter in programmable counter applications. A HIGH signal on the Master Reset (MR) input overrides all other inputs and asynchronously clears the flipflops. In addition, a synchronous clear is provided, as well as a complement function which synchronously inverts the contents of the flip-flops. All inputs have 50 k $\Omega$  pull-down resistors

### **Features**

- 40% power reduction of the 100136
- 2000V ESD protection
- Pin/function compatible with 100136
- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range


### **Ordering Code:**

Order Number	Package Number	Package Description
100336SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
100336PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100336QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100336QI		28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (–40°C to +85°C)


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagrams**





### **Logic Symbol**



### **Function Select Table**

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Function
L	L	L	Parallel Load
L	L	Н	Complement
L	Н	L	Shift Left
L	Н	Н	Shift Right
Н	L	L	Count Down
Н	L	Н	Clear
Н	Н	L	Count Up
Н	Н	Н	Hold

### **Pin Descriptions**

Pin Names	Description
CP	Clock Pulse Input
CEP	Count Enable Parallel Input (Active LOW)
D <sub>0</sub> /CET	Serial Data Input/Count Enable
	Trickle Input (Active LOW)
S <sub>0</sub> -S <sub>2</sub>	Select Inputs
MR	Master Reset Input
P <sub>0</sub> -P <sub>3</sub>	Preset Inputs
D <sub>3</sub> TC	Serial Data Input
TC	Terminal Count Output
$Q_0 - Q_3$	Data Outputs
$\overline{Q}_0 - \overline{Q}_3$	Complementary Data Outputs


### **Truth Table**

 $Q_0 = LSB$ 

				Input	s				Outputs			its	
MR	S2	S <sub>1</sub>	S <sub>0</sub>	CEP	D <sub>0</sub> /CET	D <sub>3</sub>	СР	$Q_3$	$Q_2$	$Q_1$	$Q_0$	TC	Mode
L	L	L	L	Χ	Х	Х	~	$P_3$	$P_2$	P <sub>1</sub>	$P_0$	L	Preset (Parallel Load)
L	L	L	Н	Χ	Х	Х	\	$\overline{Q}_3$	$\overline{Q}_2$	$\overline{Q}_1$	$\overline{Q}_0$	L	Invert
L	L	Н	L	Χ	Х	Х	~	$D_3$	$Q_3$	$Q_2$	$Q_1$	$D_3$	Shift to LSB
L	L	Н	Н	Χ	Х	Χ	~	$Q_2$	$Q_1$	$Q_0$	$D_0$	Q <sub>3</sub> (Note 1)	Shift to MSB
L	Н	L	L	L	L	Χ	~	(Q <sub>C</sub>	<sub>0-3</sub> ) ı	minu	s 1	1	Count Down
L	Н	L	L	Н	L	Χ	Χ	$Q_3$	$Q_2$	$Q_1$	$Q_0$	1	Count Down with CEP not active
L	Н	L	L	Χ	Н	Χ	Х	$Q_3$	$Q_2$	$Q_1$	$Q_0$	Н	Count Down with CET not active
L	Н	L	Н	Χ	Х	Χ	~	L	L	L	L	Н	Clear
L	Н	Н	L	L	L	Χ	~	(Q	(Q <sub>0-3</sub> ) plus 1 2		2	Count Up	
L	Н	Н	L	Н	L	Χ	Х	$Q_3$	$Q_2$	$Q_1$	$Q_0$	2	Count Up with CEP not active
L	Н	Н	L	Χ	Н	Х	Х	$Q_3$	$Q_2$	$Q_1$		Н	Count Up with CET not active
L	Н	Η	Η	Χ	Х	Χ	Х	$Q_3$	$Q_2$	$Q_1$	$Q_0$	Н	Hold
Н	L	L	L	Χ	Х	Χ	Х	L	L	L	L	L	
Н	L	L	Н	Х	Х	Χ	Х	L	L	L	L	L	
Н	L	Н	L	Χ	Х	Χ	Х	L	L	L	L	L	
Н	L	Н	Н	Χ	X	Χ	Х	L	L	L	L	L	Asynchronous
Н	Н	L	L	Χ	L	Χ	Х	L	L	L	L	L	Master Reset
Н	Н	L	L	Χ	Н	Χ	Х	L	L	L	L	Н	
Н	Н	L	Н	Χ	Х	Х	Х	L	L	L	L	Н	
Н	Н	Н	L	Χ	Х	Х	Х	L	L	L	L	Н	
Н	Н	Н	Н	Χ	Х	Χ	Х	L	L	L	L	Н	

Note 1: Before the clock,  $\overline{\rm TC}$  is  ${\rm Q}_3$ 

After the clock,  $\overline{\rm TC}$  is  ${\rm Q}_2$ 



### Absolute Maximum Ratings(Note 2)

Output Current (DC Output HIGH) -50 mAESD (Note 3)  $\geq 2000\text{V}$ 

## Recommended Operating Conditions

Case Temperature (T<sub>C</sub>)

 $\begin{array}{lll} \mbox{Commercial} & 0 \mbox{°C to } +85 \mbox{°C} \\ \mbox{Industrial} & -40 \mbox{°C to } +85 \mbox{°C} \\ \mbox{Supply Voltage (V_{EE})} & -5.7 \mbox{V to } -4.2 \mbox{V} \end{array}$ 

**Note 2:** Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: ESD testing conforms to MIL-STD-883, Method 3015.

### **Commercial Version**

### **DC Electrical Characteristics** (Note 4)

 $V_{EE} = -4.2 V$  to -5.7 V,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0 ^{\circ} C$  to  $+85 ^{\circ} C$ 

Symbol	Parameter	Min	Тур	Max	Units	Conditions				
V <sub>OH</sub>	Output HIGH Voltage	-1025	-955	-870	mV	V <sub>IN</sub> =V <sub>IH (Max)</sub>	Loading with			
OL.	Output LOW Voltage	-1830	-1705	-1620	mV	or V <sub>IL (Min)</sub>	$50\Omega$ to $-2.0V$			
/онс	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH(Min)}$	Loading with			
V <sub>OLC</sub>	Output LOW Voltage			-1610	mV	or V <sub>IL (Max)</sub>	$50\Omega$ to $-2.0V$			
V <sub>IH</sub>	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal	•			
						for All Inputs				
V <sub>IL</sub>	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal				
						for All Inputs				
IL	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL}$ (Min)				
IH	Input HIGH Current			240	μΑ	V <sub>IN</sub> = V <sub>IH</sub> (Max)				
I <sub>EE</sub>	Power Supply Current	-165		-80		Inputs Open				

Note 4: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to quarantee operation under "worst case" conditions.

## Commercial Version (Continued) DIP AC Characteristics

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter	T <sub>C</sub> =	- 0°C	T <sub>C</sub> =	+25°C	T <sub>C</sub> =	+85°C	Units	Conditions	
Symbol		Min	Max	Min	Max	Min	Max	Units	Conditions	
f <sub>SHIFT</sub>	Shift Frequency	300		300		300		MHz	Figures 2, 3	
t <sub>PLH</sub>	Propagation Delay	1.00	2.00	1.00	2.00	1.00	2.00	ns	Figures 1, 3	
t <sub>PHL</sub>	CP to $Q_n$ , $\overline{Q}_n$	1.00	2.00	1.00	2.00	1.00	2.00	115	(Note 5)	
t <sub>PLH</sub>	Propagation Delay	2.10	3.50	2.10	3.50	2.10	3.70	ns	Figures 1, 7, 8	
t <sub>PHL</sub>	CP to TC (Shift)	2.10	3.30	2.10	3.30	2.10	3.70	115	(Note 5)	
t <sub>PLH</sub>	Propagation Delay	2.40	4.40	2.40	4.40	2.60	4.70	ns	Figures 1, 9	
PHL	CP to TC (Count)	2.40	4.40	2.40	4.40	2.00	4.70	115	(Note 5)	
<sup>t</sup> PLH	Propagation Delay	1.40	2.50	1.40	2.50	1.50	2.60	ns	Figures 1, 4	
PHL	MR to $Q_n$ , $\overline{Q}_n$	1.40	2.50	1.40	2.30	1.50	2.00	115	(Note 5)	
t <sub>PLH</sub>	Propagation Delay	2.80	5.10	2.90	5.20	3.10	5.50	ns	Figures 1, 12	
PHL	MR to TC (Count)	2.00	3.10	2.50	3.20	3.10	3.30	115	(Note 5)	
t <sub>PHL</sub>	Propagation Delay	2.40	4.00	2.40	4.00	2.50	4.10	ns	Figures 1, 10, 11	
	MR to TC (Shift)	2.40	4.00	2.40	4.00	2.50	4.10	113	(Note 5)	
PLH	Propagation Delay	1.80	3.10	1.80	3.10	1.90	3.30	ns		
PHL	D <sub>0</sub> /CET to TC	1.00	0.10	1.00	0.10	1.00	0.00	110	Figures 1, 5 (Note 5)	
PLH	Propagation Delay	1.90	4.10	1.90	4.10	2.10	4.40	ns		
PHL	S <sub>n</sub> to TC	1.50	4.10	1.50	4.10	2.10	4.40	113		
t <sub>TLH</sub>	Transition Time	0.35	1.20	0.35	1.20	0.35	1.20	ns	Figures 1, 3	
t <sub>THL</sub>	20% to 80%, 80% to 20%	0.00	1.20	0.00	1.20	0.00	1.20	110	riguico i, o	
s	Setup Time									
	D <sub>3</sub>	1.00		1.00		1.00				
	P <sub>n</sub>	1.50		1.50		1.50				
	D <sub>0</sub> /CET	1.30		1.30		1.30		ns	Figures 6, 4	
	CEP	1.40		1.40		1.40		110	rigures o, 4	
	S <sub>n</sub>	3.40		3.40		3.40				
	MR (Release Time)	2.60		2.60		2.60				
Н	Hold Time									
	$D_3$	0.40		0.40		0.40				
	P <sub>n</sub>	0.30		0.30		0.30		ns	Figure 6	
	D <sub>0</sub> /CET	0.30		0.30		0.30		ns	9 0	
	CEP	0.20		0.20		0.20				
	S <sub>n</sub>	0.10		0.10		0.10				
t <sub>PW</sub> (H)	Pulse Width HIGH	2.00		2.00		2.00		ns	Figures 3, 4	
	CP, MR	2.00		2.00		2.00		113	1 194165 5, 7	

Note 5: The propagation delay specified is for single output switching. Delays may vary up to 250 ps with multiple outputs switching.

### **SOIC and PLCC AC Electrical Characteristics**

 $V_{\mbox{\footnotesize EE}} = -4.2 \mbox{\footnotesize V}$  to  $-5.7 \mbox{\footnotesize V}, \mbox{\footnotesize $V_{\mbox{\footnotesize CC}} = V_{\mbox{\footnotesize CCA}} = \mbox{\footnotesize GND}$ 

Symbol	Parameter	T <sub>C</sub> =	= 0°C	T <sub>C</sub> =	$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Conditions	
		Min	Max	Min	Max	Min	Max	Units	Conditions	
SHIFT	Shift Frequency	350		350		350		MHz	Figures 2, 3	
PLH	Propagation Delay	1.00	1.80	1.00	1.80	1.00	1.80	ns	Figures 1, 2	
PHL	CP to $Q_n$ , $\overline{Q}_n$	1.00	1.00	1.00	1.00	1.00	1.00	115	(Note 6)	
PLH	Propagation Delay	2.10	3.30	2.10	3.30	2.10	3.50	ns	Figures 1, 7, 8	
PHL	CP to TC (Shift)	2.10	3.30	2.10	3.30	2.10	3.50	115	(Note 6)	
PLH	Propagation Delay	2.40	4.20	2.40	4.20	2.60	4.50	ns	Figures 1, 9	
PHL	CP to TC (Count)	2.40	4.20	2.40	4.20	2.00	4.50	113	(Note 6)	
PLH	Propagation Delay	1.40	2.30	1.40	2.30	1.50	2.40	ns	Figures 1, 4	
PHL	MR to $Q_n$ , $\overline{Q}_n$	1.40	2.00	1.40	2.00	1.00	2.40	110	(Note 6)	
PLH	Propagation Delay	2.80	4.90	2.90	5.00	3.10	5.30	ns	Figures 1, 12	
PHL	MR to TC (Count)	2.00	4.50	2.90	3.00	3.10	3.30	115	(Note 6)	
PHL	Propagation Delay	2.40	3.80	2.40	3.80	2.50	3.90	ns	Figures 1, 10, 11	
	MR to TC (Shift)	2.40	3.00	2.40	3.00	2.30	3.90	115	(Note 6)	
PLH	Propagation Delay	1.80	2.90	1.80	2.90	1.90	3.10	ns		
PHL	D <sub>0</sub> /CET to TC	1.00	2.90	1.00	2.90	1.90	3.10	115	Figures 1, 5	
PLH	Propagation Delay	1.00	2.00	4.00	2.00	2.40	4.00		(Note 6)	
PHL	S <sub>n</sub> to TC	1.90	3.90	1.90	3.90	2.10	4.20	ns		
TLH	Transition Time	0.05	4.40	0.05	4.40	0.05	4.40		Figure 4 0	
THL	20% to 80%, 80% to 20%	0.35	1.10	0.35	1.10	0.35	1.10	ns	Figures 1, 3	
s	Setup Time									
	$D_3$	0.90		0.90		0.90				
	P <sub>n</sub>	1.40		1.40		1.40				
	D <sub>0</sub> /CET	1.20		1.20		1.20				
	CEP	1.30		1.30		1.30		ns	Figures 4, 6	
	S <sub>n</sub>	3.30		3.30		3.30				
	MR (Release Time)	2.50		2.50		2.50				
H	Hold Time									
••	D <sub>3</sub>	0.30		0.30		0.30				
	P <sub>n</sub>	0.20		0.20		0.20				
	D <sub>0</sub> /CET	0.20		0.20		0.20		ns	Figure 6	
	CEP	0.10		0.10		0.10				
	S <sub>n</sub>	0.00		0.00		0.00				
t <sub>PW</sub> (H)	Pulse Width HIGH									
/	CP, MR	2.00		2.00		2.00		ns	Figures 3, 4	
OSHL	Maximum Skew Common Edge								PLCC Only	
COLIE	Output-to-Output Variation		200		200		200	ps	(Note 7)	
	Clock to Output Path									
OSLH	Maximum Skew Common Edge								PLCC Only	
OGLII	Output-to-Output Variation		200		200		200	ps	(Note 7)	
	Clock to Output Path									
OST	Maximum Skew Opposite Edge								PLCC Only	
001	Output-to-Output Variation		230		230		230	ps	(Note 7)	
	Clock to Output Path		_50		_50		_00		/	
PS	Maximum Skew								PLCC Only	
75	Pin (Signal) Transition Variation		245		245		245	ps	(Note 7)	
	Clock to Output Path		240		240		240	ا ا	(	
Clock	Slook to Output Fatti			l				l	1	

Note 6: The propagation delay specified is for single output switching. Delays may vary up to 250 ps with multiple outputs switching.

Note 7: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t<sub>OSHL</sub>), or LOW-to-HIGH (t<sub>OSLH</sub>), or in opposite directions both HL and LH (t<sub>OST</sub>). Parameters t<sub>OST</sub> and t<sub>ps</sub> guaranteed by design

### **Industrial Version**

### PLCC DC Electrical Characteristics (Note 8)

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = -40^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	T <sub>C</sub> = -	-40°C	T <sub>C</sub> = 0°C	to +85°C	Units	Conditions	
Cymbol	T arameter	Min	Max	Min	Max	Onito		
V <sub>OH</sub>	Output HIGH Voltage	-1085	-870	-1025	-870	mV	V <sub>IN</sub> =V <sub>IH</sub> (Max)	Loading with
V <sub>OL</sub>	Output LOW Voltage	-1830	-1575	-1830	-1620	mV	or V <sub>IL (Min)</sub>	$50\Omega$ to $-2.0V$
V <sub>OHC</sub>	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH(Min)}$	Loading with
V <sub>OLC</sub>	Output LOW Voltage		-1565		-1610	mV	or V <sub>IL (Max)</sub>	$50\Omega$ to $-2.0V$
V <sub>IH</sub>	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal	for All Inputs
V <sub>IL</sub>	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal	for All Inputs
I <sub>IL</sub>	Input LOW Current	0.50		0.50		μΑ	V <sub>IN</sub> = V <sub>IL</sub> (Min)	
I <sub>IH</sub>	Input HIGH Current		240		240	μΑ	V <sub>IN</sub> = V <sub>IH</sub> (Max)	
I <sub>EE</sub>	Power Supply Current	-165	-75	-165	-80	mA	Inputs Open	

Note 8: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.


### **PLCC AC Electrical Characteristics**

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter	T <sub>C</sub> =	–40°C	$T_C = +25^{\circ}C$		T <sub>C</sub> = -	+85°C	Units	Conditions
Symbol	Farameter	Min	Max	Min	Max	Min	Max	Office	Conditions
f <sub>SHIFT</sub>	Shift Frequency	325		350		350		MHz	Figures 2, 3
t <sub>PLH</sub>	Propagation Delay	1.00	1.80	1.00	1.80	1.00	1.80	ns	Figures 1, 3
t <sub>PHL</sub>	CP to $Q_n$ , $\overline{Q}_n$	1.00	1.00	1.00	1.00	1.00	1.00	113	(Note 9)
t <sub>PLH</sub>	Propagation Delay	2.00	3.30	2.10	3.30	2.10	3.50	ns	Figures 1, 7, 8
t <sub>PHL</sub>	CP to TC (Shift)	2.00	0.00	2.10	0.00	2.10	0.00	110	(Note 9)
t <sub>PLH</sub>	Propagation Delay	2.40	4.20	2.40	4.20	2.60	4.50	ns	Figures 1, 9
t <sub>PHL</sub>	CP to TC (Count)	2.40	4.20	2.40	4.20	2.00	4.50	113	(Note 9)
t <sub>PLH</sub>	Propagation Delay	1.40	2.30	1.40	2.30	1.50	2.40	ns	Figures 1, 4
t <sub>PHL</sub>	MR to $Q_n$ , $\overline{Q}_n$	1.40	2.50	1.40	2.50	1.50	2.40	113	(Note 9)
t <sub>PLH</sub>	Propagation Delay	2.80	4.90	2.90	5.00	3.10	5.30	ns	Figures 1, 12
t <sub>PHL</sub>	MR to TC (Count)	2.00	4.50	2.30	3.00	5.10	5.50	113	(Note 9)
t <sub>PHL</sub>	Propagation Delay	2.40	3.80	2.40	3.80	2.50	3.90	ns	Figures 1, 10, 11
	MR to TC (Shift)	2.40	3.00	2.40	3.00	2.50	3.90	115	(Note 9)
t <sub>PLH</sub>	Propagation Delay	1.70	2.90	1.80	2.90	1.90	3.10	ns	
t <sub>PHL</sub>	D <sub>0</sub> /CET to TC	1.70	2.30	1.00	2.50	1.50	5.10	113	Figures 1, 5
t <sub>PLH</sub>	Propagation Delay	1.80	3.90	1.90	3.90	2.10	4.20	ns	(Note 9)
t <sub>PHL</sub>	S <sub>n</sub> to TC	1.00	0.00	1.00	0.00	2.10	4.20	110	
t <sub>TLH</sub>	Transition Time	0.20	1.90	0.35	1.10	0.35	1.10	ns	Figures 1, 3
t <sub>THL</sub>	20% to 80%, 80% to 20%	0.20	1.00	0.00	1.10	0.00	1.10	110	rigares i, o
t <sub>S</sub>	Setup Time								
	D <sub>3</sub>	1.40		0.90		0.90			
	P <sub>n</sub>	1.70		1.40		1.40			
	D <sub>0</sub> /CET	1.80		1.20		1.20		ns	Figure 6
	CEP	1.80		1.30		1.30		110	i iguic o
	S <sub>n</sub>	3.30		3.30		3.30			
	MR (Release Time)	2.60		2.50		2.50			
t <sub>H</sub>	Hold Time								
	$D_3$	0.90		0.30		0.30			
	P <sub>n</sub>	1.00		0.20		0.20			
	D <sub>0</sub> /CET	0.70		0.20		0.20		ns	Figure 6
	CEP	0.60		0.10		0.10			
	S <sub>n</sub>	0.00		0.00		0.00			
t <sub>PW</sub> (H)	Pulse Width HIGH CP, MR	2.20		2.00		2.00		ns	Figures 3, 4

Note 9: The propagation delay specified is for single output switching. Delays may vary up to 250 ps with multiple outputs switching.

### **Test Circuitry**



#### Notes:

 $V_{CC},\,V_{CCA}=+2V,\,V_{EE}=-2.5V$ 

L1, L2 and L3 = equal length  $50\Omega$  impedance lines


 $R_{T}=50\Omega$  terminator internal to scope

Decoupling 0.1  $\mu\text{F}$  from GND to  $V_{CC}$  and  $V_{EE}$ 

All unused outputs are loaded with  $50\Omega$  to GND

 $C_L = \mbox{Fixture}$  and stray capacitance  $\leq 3 \mbox{ pF}$ 

FIGURE 1. AC Test Circuit




#### Notes:

For shift right mode, +1.05V is applied at  $S_0$ .

The feedback path from output to input should be as short as possible.


FIGURE 2. Shift Frequency Test Circuit (Shift Left)




## Switching Waveforms (Continued) - 0.7 ± 0.1 ns INPUT — tplH tpHL → OUTPUT FIGURE 5. Propagation Delay (Serial Data, Selects) INHIBIT COUNT CEP D<sub>3</sub>, P<sub>n</sub>, S<sub>n</sub> CLOCK . $t_{\mbox{\scriptsize S}}$ is the minimum time before the transition of the clock that information must be present at the data input. $t_{\text{H}}$ is the minimum time after the transition of the clock that information must remain unchanged at the data input. FIGURE 6. Setup and Hold Time Output Q3 CLOCK -t<sub>PLH</sub> $\overline{\mathsf{TC}}$ **Note:** Shift Right Mode; $S_0 = H$ , $S_1 = H$ , $S_2 = L$ . FIGURE 7. Propagation Delay, Clock to Terminal Count (Shift Right Mode) Input D<sub>3</sub> CLOCK Note: Shift Left Mode; $S_0 = L$ , $S_1 = H$ , $S_2 = L$ . FIGURE 8. Propagation Delay, Clock to Terminal Count (Shift Left Mode)

# Switching Waveforms (Continued) \*Decimal representation of binary outputs. Count Up: $S_0 = L$ , $S_1 = H$ , $S_2 = H$ ; Count Down: $S_0 = L$ , $S_1 = L$ , $S_2 = H$ . Measurement taken at 50% point of waveform. FIGURE 9. Propagation Delay, Clock to Terminal Count (Count Up and Count Down Modes) CLOCK 50% $\overline{\text{TC}}$ **Note:** Shift Right Mode; $S_0 = H$ , $S_1 = H$ , $S_2 = L$ . FIGURE 10. Propagation Delay, Master Reset to Terminal Count (Shift Right Mode) Input D<sub>3</sub> CLOCK $\overline{\rm TC}$ Note: Shift Left Mode; $S_0 = L$ , $S_1 = H$ , $S_2 = L$ . FIGURE 11. Propagation Delay, Master Reset to Terminal Count (Shift Left Mode) \*Decimal representation of binary outputs. Count Up Mode: $S_0 = L$ , $S_1$ \*Decimal representation of binary outputs. Count Down Mode: $S_0 = L$ , $S_1 = L$ , $S_2 = H$ . FIGURE 12. Propagation Delay, Master Reset to Terminal Count (Count Up and Count Down Modes)

### **Applications** 3-Stage Divider, Preset Count Down Mode PRESET N (LSB) ( (MSB) S<sub>2</sub> COUNT CEP CEP 100336 CEP 100336 100336 СР LOAD Note: If $S_0 = S_1 = S_2 = LOW$ , then $T_C = LOW$ Slow Expansion Scheme CEP CEP COUNT ENABLE CEP CET 100336 тс CET 100336 CET 100336 CET 100336 СР ĊР СР СР CLOCK Fast Expansion Scheme тс CEP COUNT ENABLE 100336 CET 100336 CET CET 100336 тс CET 100336 тс TC СР СР СР CLOCK



### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative