

# 1K x 8 Dual-Port Static RAM

### **Features**


- True dual-ported memory cells, which allow simultaneous reads of the same memory location
- 1K x 8 organization
- 0.65 micron CMOS for optimum speed and power
- High speed access: 15 ns
- Low operating power: I<sub>CC</sub> = 110 mA (maximum)
- Fully asynchronous operation
- Automatic power down
- Master CY7C130/130A/CY7C131/131A easily expands data bus width to 16 or more bits using slave CY7C140/CY7C141
- BUSY output flag on CY7C130/130A/CY7C131/131A; BUSY input on CY7C140/CY7C141
- INT flag for port-to-port communication
- Available in 48-pin DIP (CY7C130/130A/140), 52-pin PLCC, 52-pin TQFP
- Pb-free packages available

### **Functional Description**

The CY7C130/130A/CY7C131/131A/CY7C140<sup>[1]</sup> and CY7C141 are high speed CMOS 1K by 8 dual-port static RAMs. Two ports are provided permitting independent access to any location in memory. The CY7C130/130A/ CY7C131/131A can be used as either a standalone 8-bit dual-port static RAM or as a master dual-port RAM in conjunction with the CY7C140/CY7C141 slave dual-port device in systems requiring 16-bit or greater word widths. It is the solution to applications requiring shared or buffered data, such as cache memory for DSP, bit-slice, or multiprocessor designs.

Each port has independent control pins; chip enable (CE), write enable (R/W), and output enable (OE). Two flags are provided on each port, BUSY and INT. BUSY signals that the port is trying to access the same location currently being accessed by the other port. INT is an interrupt flag indicating that data is placed in a unique location (3FF for the left port and 3FE for the right port). An automatic power down feature is controlled independently on each port by the chip enable (CE) pins.

The CY7C130/130A and CY7C140 are available in 48-pin DIP. The CY7C131/131A and CY7C141 are available in 52-pin PLCC, 52-pin Pb-free PLCC, 52-pin PQFP, and 52-pin Pb-free PQFP.



- 1. CY7C130 and CY7C130A are functionally identical; CY7C131 and CY7C131A are functionally identical.
- CY7C130/130A/CY7C131/131A (Master): BUSY is open drain output and requires pull-up resistor. CY7C140/CY7C141 (Slave): BUSY is input.
- 3. Open drain outputs: pull-up resistor required



### **Pin Configurations**

Figure 1. Pin Diagram - DIP (Top View)




Figure 2. Pin Diagram - PLCC (Top View)





Figure 3. Pin Diagram - PQFP (Top View)





### **Pin Definitions**

Left Port	Right Port	Description
CEL	CER	Chip Enable
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/Write Enable
ŌĒL	OE <sub>R</sub>	Output Enable
A <sub>0L</sub> -A <sub>11/12L</sub>	A <sub>0R</sub> -A <sub>11/12R</sub>	Address
I/O <sub>0L</sub> -I/O <sub>15/17L</sub>	I/O <sub>0R</sub> -I/O <sub>15/17R</sub>	Data Bus Input/Output
INT <sub>L</sub>	INT <sub>R</sub>	Interrupt Flag
BUSY <sub>L</sub>	BUSY <sub>R</sub>	Busy Flag
V <sub>CC</sub>		Power
GND		Ground

### **Selection Guide**

Parameter		7C131-15 <sup>[4]</sup> 7C131A-15 7C141-15	7C131-25 <sup>[4]</sup> 7C141-25	7C130-30 7C130A-30 7C131-30 7C140-30 7C141-30	7C130-35 7C131-35 7C140-35 7C141-35	7C130-45 7C131-45 7C140-45 7C141-45	7C130-55 7C131-55 7C140-55 7C141-55	Unit
Maximum Access Time		15	25	30	35	45	55	ns
Maximum Operating Current	Com'l/Ind	190	170	170	120	120	110	mA
Maximum Standby Current	Com'l/Ind	75	65	65	45	45	35	mA

Shaded areas contain preliminary information.

Note
4. 15 and 25 ns version available only in PLCC/PQFP packages.



## Maximum Ratings<sup>[5]</sup>

Exceeding maximum ratings may shorten the useful life of the

device. User guidelines are not tested.	
Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage to Ground Potential (Pin 48 to Pin 24)	0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	–0.5V to +7.0V

DC Input Voltage	3.5V to +7.0V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	5V ± 10%
Military <sup>[6]</sup>	–55°C to +125°C	5V ± 10%

### Electrical Characteristics Over the Operating Range<sup>[7]</sup>

Parameter	Description			7C13	1-15 <sup>[4]</sup> 31A-15 41-15	7C13 7C131 7C14	0-30 <sup>[4]</sup> 0A-30 I-25,30 40-30 I-25,30	7C13 <sup>2</sup> 7C14	0-35,45 1-35,45 0-35,45 1-35,45	7C13	31-55 10-55	Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
$V_{OH}$	Output HIGH Voltage	$V_{CC}$ = Min, $I_{OH}$ = -4.0 mA		2.4		2.4		2.4		2.4		V
$V_{OL}$	Output LOW Voltage	$I_{OL}$ = 4.0 mA			0.4		0.4		0.4		0.4	V
		I <sub>OL</sub> = 16.0 mA <sup>[8]</sup>			0.5		0.5		0.5		0.5	
$V_{IH}$	Input HIGH Voltage			2.2		2.2		2.2		2.2		V
$V_{IL}$	Input LOW Voltage				0.8		0.8		8.0		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_1 \leq V_{CC}$		-5	+5	-5	+5	-5	+5	-5	+5	μА
I <sub>OZ</sub>	Output Leakage Current	$\begin{aligned} & \text{GND} \leq \text{V}_{\text{O}} \leq \text{V}_{\text{CC}}, \\ & \text{Output Disabled} \end{aligned}$		<b>–</b> 5	+5	<b>-</b> 5	+5	<b>–</b> 5	+5	<b>–</b> 5	+5	μА
I <sub>OS</sub>	Output Short Circuit Current <sup>[9, 10]</sup>	V <sub>CC</sub> = Max, V <sub>OUT</sub> = GND			-350		-350		-350		-350	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$CE = V_{IL}$ , Outputs Open, $f = f_{MAX}^{[11]}$	Com'l		190		170		120		110	mA
I <sub>SB1</sub>	Standby Current Both Ports, TTL Inputs	$CE_L$ and $CE_R \ge V_{IH}$ , $f = f_{MAX}^{[11]}$	Com'l		75		65		45		35	mA
I <sub>SB2</sub>	Standby Current One Port, TTL Inputs	$CE_L$ or $CE_R \ge V_{IH}$ , Active Port Outputs Open $f = f_{MAX}^{[11]}$	Com'l		135		115		90		75	mA
I <sub>SB3</sub>	Standby Current Both Ports, CMOS Inputs	Both Ports $CE_L$ and $CE_R \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , $f = 0$	Com'l		15		15		15		15	mA
I <sub>SB4</sub>	Standby Current One Port, CMOS Inputs	$\begin{array}{l} \underline{\text{One}} \; \text{Port} \; \text{CE}_L \; \text{or} \\ \text{CE}_R \geq \text{V}_{\text{CC}} - 0.2\text{V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2\text{V} \\ \text{or} \; \text{V}_{\text{IN}} \leq 0.2\text{V}, \\ \text{Active} \; \text{Port} \; \text{Outputs} \; \text{Open, f=} \\ f_{\text{MAX}}^{[11]} \end{array}$	Com'l		125		105		85		70	mA

Shaded areas contain preliminary information.

- 5. The voltage on any input or I/O pin cannot exceed the power pin during power up.
  6. T<sub>A</sub> is the "instant on" case temperature
  7. See the last page of this specification for Group A subgroup testing information.
  8. BUSY and INT pins only.

  9. Purplying of the specific right should not exceed 20 seconds.


- 9. Duration of the short circuit should not exceed 30 seconds.
  10. This parameter is guaranteed but not tested.
- 11. At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency of read cycle of  $1/t_{RC}$  and using AC Test Waveforms input levels of GND to 3V.



## Capacitance<sup>[10]</sup>

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	15	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	10	pF

Figure 4. AC Test Loads and Waveforms





## Switching Characteristics Over the Operating Range<sup>[7, 12]</sup>

Parameter	Description	7C13	1-15 <sup>[4]</sup> 1A-15 41-15	7C1: 7C1	0-25 <sup>[4]</sup> 31-25 40-25 41-25	7C13 7C13 7C14	30-30 0A-30 31-30 40-30 41-30	Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle								
t <sub>RC</sub>	Read Cycle Time	15		25		30		ns
t <sub>AA</sub>	Address to Data Valid <sup>[13]</sup>		15		25		30	ns
t <sub>OHA</sub>	Data Hold from Address Change	0		0		0		ns
t <sub>ACE</sub>	CE LOW to Data Valid <sup>[13]</sup>		15		25		30	ns
t <sub>DOE</sub>	OE LOW to Data Valid <sup>[13]</sup>		10		15		20	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[10, 14, 15]</sup>	3		3		3		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[10, 14, 15]</sup>		10		15		15	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[10, 14, 15]</sup>	3		5		5		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[10, 14, 15]</sup>		10		15		15	ns
t <sub>PU</sub>	CE LOW to Power Up <sup>[10]</sup>	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power Down <sup>[10]</sup>		15		25		25	ns
Write Cycle[	16]	1		l.	l .	l.	I	ı
t <sub>WC</sub>	Write Cycle Time	15		25		30		ns
t <sub>SCE</sub>	CE LOW to Write End	12		20		25		ns
t <sub>AW</sub>	Address Setup to Write End	12		20		25		ns
t <sub>HA</sub>	Address Hold from Write End	2		2		2		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		0		ns
t <sub>PWE</sub>	R/W Pulse Width	12		15		25		ns
t <sub>SD</sub>	Data Setup to Write End	10		15		15		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>HZWE</sub>	R/W LOW to High Z <sup>[15]</sup>		10		15		15	ns
t <sub>LZWE</sub>	R/W HIGH to Low Z <sup>[15]</sup>	0		0		0		ns
	Itain preliminary information.			l	l	l	1	ı

<sup>Notes
12. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified loL/loH, and 30 pF load capacitance.
13. AC Test Conditions use VOH = 1.6V and VOL = 1.4V.
14. At any given temperature and voltage condition for any given device, tHZCE is less than tLZCE and tHZOE is less than tLZOE.
15. tLZCE, tLZWE, tHZOE, tLZOE, tHZCE and tHZWE are tested with CL = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage.
16. The internal write time of the memory is defined by the overlap of CS LOW and R/W LOW. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.</sup> 



## **Switching Characteristics** Over the Operating Range<sup>[7, 12]</sup> (continued)

Parameter	neter Description		7C131-15 <sup>[4]</sup> 7C131A-15 7C141-15		0-25 <sup>[4]</sup> 31-25 40-25 41-25	7C130-30 7C130A-30 7C131-30 7C140-30 7C141-30		Unit
		Min	Max	Min	Max	Min	Max	
Busy/Interru	pt Timing							
t <sub>BLA</sub>	BUSY LOW from Address Match		15		20		20	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch <sup>[17]</sup>		15		20		20	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		15		20		20	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH <sup>[17]</sup>		15		20		20	ns
t <sub>PS</sub>	Port Set Up for Priority	5		5		5		ns
t <sub>WB</sub> <sup>[18]</sup>	R/W LOW after BUSY LOW	0		0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH	13		20		30		ns
t <sub>BDD</sub>	BUSY HIGH to Valid Data		15		25		30	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Valid		Note 19		Note 19		Note 19	ns
t <sub>WDD</sub>	Write Pulse to Data Delay		Note 19		Note 19		Note 19	ns
Interrupt Tim	ing							
t <sub>WINS</sub>	R/W to INTERRUPT Set Time		15		25		25	ns
t <sub>EINS</sub>	CE to INTERRUPT Set Time		15		25		25	ns
t <sub>INS</sub>	Address to INTERRUPT Set Time		15		25		25	ns
t <sub>OINR</sub>	OE to INTERRUPT Reset Time <sup>[17]</sup>		15		25		25	ns
t <sub>EINR</sub>	CE to INTERRUPT Reset Time <sup>[17]</sup>		15		25		25	ns
t <sub>INR</sub>	Address to INTERRUPT Reset Time[17]		15		25		25	ns

Shaded areas contain preliminary information.

<sup>17.</sup> These parameters are measured from the input signal changing, until the output pin goes to a high-impedance state.

<sup>17.</sup> I hese parameters are measured from the input signal changing, until the output pin goes to a high-impedance state.
18. CY7C140/CY7C141 only.
19. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following: BUSY on Port B goes HIGH.
Port B's address is toggled.
CE for Port B is toggled.
R/W for Port B is toggled during valid read.



# $\textbf{Switching Characteristics} \ \ \text{Over the Operating Range}^{[7,12]}$

Parameter	Description	7C1 7C1	30-35 31-35 40-35 41-35	7C1: 7C1	30-45 31-45 40-45 41-45	7C1 7C1	30-55 31-55 40-55 41-55	Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle			<u>'</u>					
t <sub>RC</sub>	Read Cycle Time	35		45		55		ns
t <sub>AA</sub>	Address to Data Valid <sup>[13]</sup>		35		45		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	0		0		0		ns
t <sub>ACE</sub>	CE LOW to Data Valid <sup>[13]</sup>		35		45		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid <sup>[13]</sup>		20		25		25	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[10, 14, 15]</sup>	3		3		3		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[10, 14, 15]</sup>		20		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[10, 14, 15]</sup>	5		5		5		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[10, 14, 15]</sup>		20		20		25	ns
t <sub>PU</sub>	CE LOW to Power Up <sup>[10]</sup>	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power Down <sup>[10]</sup>		35		35		35	ns
Write Cycle	16]		11					
t <sub>WC</sub>	Write Cycle Time	35		45		55		ns
t <sub>SCE</sub>	CE LOW to Write End	30		35		40		ns
t <sub>AW</sub>	Address Setup to Write End	30		35		40		ns
t <sub>HA</sub>	Address Hold from Write End	2		2		2		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		0		ns
t <sub>PWE</sub>	R/W Pulse Width	25		30		30		ns
t <sub>SD</sub>	Data Setup to Write End	15		20		20		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>HZWE</sub>	R/W LOW to High Z <sup>[15]</sup>		20		20		25	ns
t <sub>LZWE</sub>	R/W HIGH to Low Z <sup>[15]</sup>	0		0		0		ns
Busy/Interru	ıpt Timing	I	11					
t <sub>BLA</sub>	BUSY LOW from Address Match		20		25		30	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch <sup>[17]</sup>		20		25		30	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		20		25		30	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH <sup>[17]</sup>		20		25		30	ns
t <sub>PS</sub>	Port Set Up for Priority	5		5		5		ns
t <sub>WB</sub> <sup>[18]</sup>	R/W LOW after BUSY LOW	0		0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH	30		35		35		ns
t <sub>BDD</sub>	BUSY HIGH to Valid Data		35		45		45	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Valid		Note 19		Note 19		Note 19	ns
t <sub>WDD</sub>	Write Pulse to Data Delay		Note 19		Note 19		Note 19	ns
Interrupt Tin			1					
t <sub>WINS</sub>	R/W to INTERRUPT Set Time		25		35		45	ns
t <sub>EINS</sub>	CE to INTERRUPT Set Time		25		35		45	ns
t <sub>INS</sub>	Address to INTERRUPT Set Time		25		35		45	ns
t <sub>OINR</sub>	OE to INTERRUPT Reset Time <sup>[17]</sup>		25		35		45	ns
t <sub>EINR</sub>	CE to INTERRUPT Reset Time <sup>[17]</sup>		25		35		45	ns
t <sub>INR</sub>	Address to INTERRUPT Reset Time <sup>[17]</sup>		25		35		45	ns
TINK			0		30		٠٠ ا	



## **Switching Waveforms**

### Figure 5. Read Cycle No. 1<sup>[20, 21]</sup>




Figure 6. Read Cycle No. 2<sup>[20, 22]</sup>





Figure 7. Read Cycle No. 3<sup>[21]</sup>



- 20. R/W is HIGH for read cycle.
- 21. Device is continuously selected,  $\overline{\text{CE}} = \text{V}_{\parallel}$  and  $\overline{\text{OE}} = \text{V}_{\parallel}$ . 22. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.



Figure 8. Write Cycle No. 1 (OE Three-States Data I/Os—Either Port[16, 23]





Figure 9. Write Cycle No. 2 (R/W Three-States Data I/Os—Either Port)[17, 24]



 <sup>23.</sup> If OE is LOW during a R\overline{W} controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or t<sub>HZWE</sub> + t<sub>SD</sub> to allow the data I/O pins to enter high impedance and for data to be placed on the bus for the required t<sub>SD</sub>.
 24. If the \overline{CE} LOW transition occurs simultaneously with or after the R\overline{W} LOW transition, the outputs remain in the high impedance state.



Figure 10. Busy Timing Diagram No. 1 ( $\overline{\text{CE}}$  Arbitration)




Figure 11. Busy Timing Diagram No. 2 (Address Arbitration)






Figure 12. Busy Timing Diagram No. 3









Figure 13. Interrupt Timing Diagrams








### Typical DC and AC Characteristics


























## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY7C130-55PC	P25	48-Pin (600 Mil) Molded DIP	Commercial
15	CY7C131A-15JXI	J69	52-Pin Pb-Free Plastic Leaded Chip Carrier	Industrial
	CY7C131-15NXI	N52	52-Pin Pb-Free Plastic Quad Flatpack	
25	CY7C131-25JXC	J69	52-Pin Pb-Free Plastic Leaded Chip Carrier	Commercial
	CY7C131-25NC	N52	52-Pin Plastic Quad Flatpack	
	CY7C131-25NXC	N52	52-Pin Pb-Free Plastic Quad Flatpack	
55	CY7C131-55JC	J69	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C131-55JXC	J69	52-Pin Pb-Free Plastic Leaded Chip Carrier	
	CY7C131-55NXC	N52	52-Pin Pb-Free Plastic Quad Flatpack	
	CY7C131-55JXI	J69	52-Pin Pb-Free Plastic Leaded Chip Carrier	Industrial
	CY7C131-55NXI	N52	52-Pin Pb-Free Plastic Quad Flatpack	

## **Package Diagrams**

Figure 14. 48-Pin (600 Mil) Sidebraze DIP D26


MIL-STD-1835 D-14 Config. C





## Package Diagrams (continued)

Figure 15. 52-Pin Pb-Free Plastic Leaded Chip Carrier J69





### Package Diagrams (continued)

Figure 16. 48-Pin (600 Mil) Molded DIP P25





Figure 17. 52-Pin Pb-Free Plastic Quad Flatpack N52





# **Document History Page**

	Document Title: CY7C130/CY7C130A/CY7C131/CY7C131A 1K x 8 Dual-Port Static RAM Document Number: 38-06002						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
**	110169	SZV	09/29/01	Change from Spec number: 38-00027 to 38-06002			
*A	122255	RBI	12/26/02	Power up requirements added to Maximum Ratings Information			
*B	236751	YDT	See ECN	Removed cross information from features section			
*C	325936	RUY	See ECN	Added pin definitions table, 52-pin PQFP package diagram and Pb-free information			
*D	393153	YIM	See ECN	Added CY7C131-15JI to ordering information Added Pb-Free parts to ordering information: CY7C131-15JXI			
*E	2623540	VKN/PYRS	12/17/08	Added CY7C130A and CY7C131A parts Removed military information Updated ordering information table			
*F	2897217	RAME	03/22/2010	Updated Ordering Information Updated Package Diagrams			



### Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

### **Products**

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

### **PSoC Solutions**

General psoc.cypress.com/solutions
Low Power/Low Voltage psoc.cypress.com/low-power
Precision Analog psoc.cypress.com/precision-analog
LCD Drive psoc.cypress.com/lcd-drive
CAN 2.0b psoc.cypress.com/can
USB psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-06002 Rev. \*F

Revised March 22, 2010

Page 19 of 19