

CSI-2/DSI D-PHY Tx IP

User Guide

FPGA-IPUG-02080-2.1

January 2024



Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language FAQ 6878 for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.



Contents

Contents	
Acronyms in This Document	7
1. Introduction	8
1.1. Overview of the IP	8
1.2. Quick Facts	8
1.3. Features	9
1.3.1. Hard MIPI D-PHY Tx IP Core Features	9
1.3.2. Soft MIPI D-PHY Tx IP Core Features	9
1.4. Licensing and Ordering Information	9
1.4.1. Ordering Part Number	9
1.5. IP Validation Summary	10
1.6. Minimum Device Requirements	10
1.7. Naming Conventions	10
1.7.1. Nomenclature	10
1.7.2. Signal Names	10
2. Functional Description	11
2.1. IP Architecture Overview	11
2.2. User Interfaces	14
2.2.1. LMMI Device Target	
2.2.2. AXI4-Stream Device Receiver	
2.3. Wrapper Module	15
2.3.1. Hard D-PHY Module	15
2.3.2. Soft D-PHY Module	16
2.4. Packet Formatter Module	17
2.5. Global Operation Module	17
2.6. Timing Diagrams	19
2.6.1. Initial Skew Calibration for Data Rates Above 1.5 Gbps	19
2.6.2. Short Packet Transmission in CSI-2/DSI Interfaces	
2.6.3. Long Packet Transmission in CSI-2/DSI Interface	20
2.6.4. Long Packet Transmission in CSI-2/DSI Interface without Packet Formatter	21
2.6.5. Enable Periodic Skew Calibration	21
2.6.6. Byte Data Arrangement	22
3. IP Parameter Description	23
3.1. General	23
3.2. Protocol Timing Parameters	25
4. Signal Description	26
4.1. D-PHY Tx	26
4.2. LMMI Device Target	27
4.3. AXI4-Stream Device Receiver	28
4.4. Debug Interface	28
5. Register Description	29
5.1. Hard Configured D-PHY Tx IP Configuration Registers (MIPI Programmable Bits)	29
5.2. D-PHY Tx IP Configuration Registers for Timing Parameters	34
5.3. D-PHY Tx IP Packet Formatter Registers	35
6. Designing with the IP	36
6.1. Generating and Instantiating the IP	36
6.1.1. Generated Files and File Structure	38
6.2. Design Implementation	38
6.3. Timing Constraints	39
6.4. Specifying the Strategy	39
6.5. Running Functional Simulation	39
6.5.1. Simulation Results	41



7. Debugging	42
7.1. Debug Methods	
7.2. Debug Tools	
7.2.1. Reveal Analyzer	
8. Design Considerations	
8.1. Design Considerations When D-PHY PLL Mode is Set to External	
Appendix A. Resource Utilization	
References	
Technical Support Assistance	46
Revision History	



Figures

Figure 1.1. D-PHY Tx IP	8
Figure 2.1. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Enabled	11
Figure 2.2. D-PHY Tx IP Block Diagram with AXI4-Stream Enabled and LMMI Disabled	12
Figure 2.3. D-PHY Tx IP Block Diagram with AXI4-Stream Disabled and LMMI Enabled	13
Figure 2.4. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Disabled	14
Figure 2.5. AXI4-Stream Enabled and LMMI Disabled Data Format and Packet Formatter Enabled	15
Figure 2.6. AXI4-Stream Enabled and Packet Formatter Disabled Data Format	15
Figure 2.7. Internal PLL Block Diagram	16
Figure 2.8. MIPI D-PHY Tx LP to HS Transition Flow Diagram on Data Lanes	17
Figure 2.9. High-Speed Entry Sequence and Payload Data Transmission Cycle on Data Lanes	18
Figure 2.10. High-Speed Data Transmission in Skew Calibration	19
Figure 2.11. c2d_ready_o Timing for Non-Continuous D-PHY Clock Mode	19
Figure 2.12. c2d_ready_o Timing for Continuous D-PHY Clock Mode	20
Figure 2.13. D-PHY Tx Input Bus for Short Packet Transmission in CSI-2/DSI Interfaces	20
Figure 2.14. D-PHY Tx Input Bus for Long Packet Transmission in CSI-2/DSI Interface	21
Figure 2.15. D-PHY Tx Input Bus for LP Transmission in CSI-2/DSI Interface without Packet Formatter	21
Figure 2.16. D-PHY Tx Input Bus to Enable Periodic Skew Calibration	22
Figure 6.1. Module/IP Block Wizard	36
Figure 6.2. IP Configuration	37
Figure 6.3. Check Generated Result	38
Figure 6.4. Simulation Wizard	39
Figure 6.5. Add and Reorder Source	40
Figure 6.6. Simulation Waveform	40
Figure 6.7 Simulation Log	41



Tables

Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts	8
Table 1.2. Ordering Part Number	
Table 1.3. IP Validation Level	
Table 2.1. User Interfaces and Supported Protocols	14
Table 2.2. High-Speed Trail Timer for Different Data Rates	
Table 2.3. Interleaved versus Sequential Byte Data Input	
Table 3.1. General Attributes ¹	
Table 3.2. Protocol Timing Parameters Attributes ¹	25
Table 4.1. D-PHY Tx Signal Description	26
Table 4.2. LMMI Device Target Signal Description	
Table 4.3. AXI4-Stream Device Receiver Signal Description	28
Table 4.4. Debug Interface Signal Description	28
Table 5.1. Hard Configured D-PHY Tx Configuration Registers (MIPI Programmable Bits)	29
Table 5.2. CN and CO Table of Values	31
Table 5.3. CM Table of Values	31
Table 5.4. D-PHY Tx Configuration Registers for Timing Parameters	34
Table 5.5. D-PHY Tx Status Registers for Timing Parameters	
Table 6.1. Generated File List	
Table A.1. Device and Tool Tested	
Table A.2. Resource Utilization ¹	44



Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition	
AXI	Advance eXtensible Interface	
CSI-2	Camera Serial Interface-2	
DSI	Digital Serial Interface	
EoTP	End of Transmission Packet	
FPGA	Field-Programmable Gate Array	
FSM	Finite State Machine	
HS	High Speed	
LMMI	Lattice Memory Mapped Interface	
LP	Low Power	



1. Introduction

1.1. Overview of the IP

The Lattice Semiconductor CSI-2/DSI D-PHY Transmitter IP Core converts data bytes from a requestor to either DSI or CSI-2 data format for Lattice Semiconductor CrossLink™-NX, Certus™-NX, CertusPro™-NX, MachXO5™-NX, and Lattice Avant™ family devices as indicated in the dark gray boxes in Figure 1.1.

The CSI-2/DSI D-PHY Transmitter Submodule IP is intended for applications that require a D-PHY transmitter in the FPGA logic.

This IP supports both high-speed (HS) and low power (LP) modes. The payload data uses the high-speed mode whereas the control and status information are sent in low power mode.

The number of D-PHY data lanes for data transmission is configurable. This IP supports 1, 2, 3, or 4 data lanes.




Figure 1.1. D-PHY Tx IP

1.2. Quick Facts

Table 1.1 presents a summary of the CSI-2/DSI DPHY Tx IP Core.

Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts

IP Requirements	Supported FPGA Families	CrossLink-NX, Certus-NX, CertusPro-NX, MachXO5-NX, and Avant-E		
Resource Utilization	Targeted Devices	LIFCL-17, LIFCL-33, LIFCL-40, LFD2NX-17, LFD2NX-40, LFCPNX-50, LFCPNX-100, LFMXO5-25, LFMXO5-55T, LFMXO5-100T, and LAV-AT-E70.		
	Supported User Interfaces	LMMI/LINTR/AXI4-Stream interface		
	Resource	See Table A.2		
Design Tool Support	Lattice Implementation	IP Core v1.0.x – Lattice Radiant™ software 2.0 IP Core v1.1.x – Lattice Radiant software 2.1 or later IP Core v1.2.x – Lattice Radiant software 3.0 IP Core v1.9.x for Nexus – Lattice Radiant software 2023.1 IP Core v1.9.x for Avant – Lattice Radiant software 2023.2		
	Synthesis	Lattice Synthesis Engine (LSE) Synopsys® Synplify Pro® for Lattice		
	Simulation	For a list of supported simulators, see the Lattice Radiant Software User Guide.		



1.3. Features

Key features of the CSI-2/DSI DPHY Tx IP include:

- Compliant with MIPI D-PHY v2.1, MIPI DSI v1.3, and MIPI CSI-2 v1.2 specifications.
- Supports 1, 2, 3, or 4 MIPI D-PHY data lanes.
- Supports DSI video modes.
- Supports low-power (LP) mode during vertical and horizontal blanking.
- Option for AXI4-stream interface.

1.3.1. Hard MIPI D-PHY Tx IP Core Features

- Maximum rate up to 2500 Mbps per lane available only in CrossLink-NX devices
- Supported gearing: 8x, 16x
- Option to use the dedicated D-PHY TX PLL or an external clock source
- Internal PLL configurable through LMMI bus
- Option to bypass the Control and Interface Logic (CIL)
- Reference frequency for the internal PLL from 24 MHz to 200 MHz
- Internal PLL output frequency from 80 MHz to 1250 MHz
- Hard D-PHY is supported only on Crosslink-NX devices
- Supports periodic deskew calibration

1.3.2. Soft MIPI D-PHY Tx IP Core Features

- Maximum rate up to 1500 Mbps per lane for Crosslink-NX, Certus-NX, and CertusPro-NX devices
- Maximum rate up to 1800 Mbps per lane for Avant devices
- Supported gearing: 8x
- External clock source
- Soft D-PHY is supported on Crosslink-NX, Certus-NX, and CertusPro-NX devices

1.4. Licensing and Ordering Information

An IP specific license string is required to enable full use of the CSI-2/DSI DPHY Tx IP in a complete, top-level design.

The IP can be fully evaluated through functional simulation and implementation (synthesis, map, place and route) without an IP license string. This IP supports Lattice's IP hardware evaluation capabilities. You can create versions of the IP to operate in hardware for a limited time (approximately four hours) without requiring an IP license string. A license string is required to enable timing simulation and to generate a bitstream file that does not include the hardware evaluation timeout limitation.

For more information about pricing and availability of the CSI-2/DSI DPHY Tx IP, contact your local Lattice Sales Office.

1.4.1. Ordering Part Number

Table 1.2. Ordering Part Number

Device Family	Part Number		
	Single Machine Annual	Multi-Site Perpetual	
CrossLink-NX	D-PHY-TX-CNX-US	D-PHY-TX-CNX-UT	
Certus-NX	D-PHY-TX-CTNX-US	D-PHY-TX-CTNX-UT	
CertusPro-NX	D-PHY-TX-CPNX-US	D-PHY-TX-CPNX-UT	
Avant-E	DPHY-TX-AVE-US	DPHY-TX-AVE-UT	
Bundled	MIPI-BNDL-US	MIPI-BNDL-UT	



1.5. IP Validation Summary

Table 1.3 shows the validation status for the CSI-2/DSI DPHY Tx IP core. The ✓ mark indicates whether the IP has been validated for Simulation, Timing, or with Hardware.

Table 1.3. IP Validation Level

Device Family	IP Version	Validation Level		
		Simulation	Timing	Hardware
Lattice Nexus ™	1.9.2	✓	✓	_
Lattice Avant™	1.9.2	✓	✓	_

1.6. Minimum Device Requirements

Refer to Table A.2 for the minimum required resource to instantiate this IP.

1.7. Naming Conventions

1.7.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL.

1.7.2. Signal Names

- _n are active low (asserted when value is logic 0)
- _i are input signals
- _o are output signals



2. Functional Description

2.1. IP Architecture Overview

The CSI-2/DSI D-PHY Transmitter IP Core consists of the Global Operation Module, the D-PHY Tx Wrapper Module, an optional Packet Formatter Module, an optional AXI4 Stream Device Receiver, and an optional LMMI Target Module. Figure 2.1 shows the D-PHY Tx IP block with both LMMI Device and AXI4 Stream Device enabled. Figure 2.2 shows the D-PHY Tx IP block with AXI4 Stream Device enabled and LMMI Device disabled. Figure 2.3 shows the D-PHY Tx IP block with AXI4 Stream Device disabled and LMMI Device enabled. Figure 2.4 shows the D-PHY Tx IP block with both AXI4 Stream Device and LMMI Device disabled.




Figure 2.1. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Enabled






Figure 2.2. D-PHY Tx IP Block Diagram with AXI4-Stream Enabled and LMMI Disabled






Figure 2.3. D-PHY Tx IP Block Diagram with AXI4-Stream Disabled and LMMI Enabled






Figure 2.4. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Disabled

2.2. User Interfaces

Table 2.1 lists the available user interface and protocols used on the D-PHY Tx IP.

Table 2.1. User Interfaces and Supported Protocols

User Interface	Supported Protocols	Description
Control	LMMI	Configures the control registers of the D-PHY Tx IP, such as timing parameters.
Device Receiver	AXI4	Interface for receiving payload data (byte data or packet data with virtual channel, data type, and word count).

2.2.1. LMMI Device Target

The LMMI (Lattice Memory Mapped Interface) Device Target Module is used for configuring the control registers of the D-PHY Tx IP.

For more information on LMMI, see Lattice Memory Mapped Interface and Lattice Interrupt Interface User Guide (FPGA-UG-02039).

If the LMMI bus is not enabled, the Hard D-PHY configuration registers take on the corresponding values based on the IP configuration set in the user interface. See the Register Description section for the list of the configuration registers.

An example of how the T_{HS-TRAIL} timing parameter changes depending on u_PRG_HS_TRAIL[5:0] register is given in Table 2.2.



Table 2.2. High-Speed Trail Timer for Different Data Rates

Data Rate	Min (ns)	Max (ns)	u_PRG_HS_TRAIL [5:0]	THS-TRAIL (ns)
2.5 Gbps	61.6	109.8	011000	76.8
1.5 Gbps	62.67	113	001111	80
1.0 Gbps	64	117	001100	96
500 Mbps	68	129	000110	96
250 Mbps	79	153	000100	128
80 Mbps	110	255	000010	200

The other timing parameters can be changed by changing corresponding registers following the same logic.

2.2.2. AXI4-Stream Device Receiver

AXI4-Stream device receiver provides an interface for receiving payload data (byte data or packet data with virtual channel and cata type and word count). Figure 2.5 shows data format when AXI4-Stream is ON.




Figure 2.5. AXI4-Stream Enabled and LMMI Disabled Data Format and Packet Formatter Enabled




Figure 2.6. AXI4-Stream Enabled and Packet Formatter Disabled Data Format

If the AXI4-Stream device is not enabled, the following internal signals turn to top level input signals:

- byte data en i
- byte_data_i[...]
- vc i
- dt_i
- wc_i

2.3. Wrapper Module

The D-PHY Tx Wrapper Module instantiates the PHY block. It may be configured to instantiate either a hardened D-PHY block or a soft logic implementation of the MIPI D-PHY.

Additional logic in the Wrapper Module is used to configure the connection between the PHY and the higher protocol layers.

2.3.1. Hard D-PHY Module

The Hard D-PHY block is available only in Crosslink-NX devices.

When the hardened block is used, a dedicated D-PHY PLL may be used to generate the byte clock and the high-speed clock for the D-PHY clock lanes. This PLL may be reconfigured by accessing the hard D-PHY registers through the LMMI bus. If the



16

LMMI is disabled, the PLL registers take on the value corresponding to the Reference Clock Frequency and the TX Line Rate per Lane attributes set in the user interface.

The hardened D-PHY block also has an option to use a clock source outside the Hard IP. This input clock pll_clkop_i is twice the D-PHY CLK lane and goes in directly to the hardened PHY.

2.3.2. Soft D-PHY Module

The D-PHY is implemented using the FPGA DDR elements. The D-PHY clock uses ECLK sync and clock divider elements. For details on building the Soft MIPI D-PHY interfaces, refer to the following documents:

- Certus-NX High-Speed I/O Interface (FPGA-TN-02216)
- CrossLink-NX High-Speed I/O Interface (FPGA-TN-02097)
- CertusPro-NX High-Speed I/O Interface (FPGA-TN-02244)
- Lattice Avant High-Speed I/O and External Memory Interface User Guide (FPGA-TN-02300)

2.3.2.1. External PLL

The Soft D-PHY needs external clock sources pll_clkop_i and pll_clkos_i to produce the byte clock and to drive the D-PHY CLK lanes respectively. The pll_clkop_i goes into a clock divider to produce the output byte clock. The pll_clkos_i is 90-degree phase shifted from the pll_clkop_i. Both signals run at the desired D-PHY clock frequency.

2.3.2.2. Internal PLL

The CSI-2/DSI D-PHY Transmitter IP in CrossLink-NX devices contains its own PLL to generate the D-PHY clock lanes and the byte clock. The block diagram of the PLL is shown in Figure 2.7.




Figure 2.7. Internal PLL Block Diagram

The internal PLL multiplies the input frequency by (M/(N×O)), where N is the input divider, M is the feedback divider, and O is the output divider. The CLKOUT frequency is twice the D-PHY clock lane frequency.

The valid CLKREF of the D-PHY PLL, connected to the signal refclk_i, ranges from 24 MHz up to 200 MHz. Program the input divider, N, such that the frequency FF after the input divider is within 24 MHz and 50 MHz. The VCO output, which is also the input to the O divider, must be between 1250 MHz and 2500 MHz.

When PLL Mode is Internal, change the frequency by reconfiguring the LMMI control registers CM, CN, CO, and the protocol timing parameters. See Table 5.1. for details on register offsets and corresponding values.

Compute the data rate using this equation:

$$TX \ data \ rate = \left(\frac{CLKREF}{N}\right) \times \left(\frac{M}{O}\right)$$

© 2019-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



To update the data rate without reprogramming the FPGA, follow these steps:

- 1. Set user standby input High. Keep it High at all times while registers CM, CN, and CO are written through LMMI write command.
- 2. Perform LMMI write command to the CM, CN, and CO register addresses with the values for the desired PLL frequency. See Table 5.2 and Table 5.3 for the conversion of the control registers CM, CN, and CO to the respective M, N, and O values.
- 3. Adjust the protocol timing registers for the new data rate.
- 4. Set user standby input to Low.
- 5. Wait for the pll_lock_o to assert.

2.4. Packet Formatter Module

The Packet Formatter Module includes the Packet Header and Packet Footer modules.

The Packet Header module generates the 32-bit header, including the ECC, for the DSI or the CSI-2 packet based on the input information. For CSI-2 configured IP which frame and line number information are not available, there is an internal line and frame counter logic that can be enabled through the IP user interface.

The Packet Footer module appends the CRC checksum at the end of the payload. This module also generates the End-of-Transmit packet (EoTP) for DSI when it is enabled.

2.5. Global Operation Module

The Global Operation Module contains the finite state machine (FSM) for controlling the HS and LP transitions for high-speed transmission. This module also contains counters for the D-PHY protocol timing requirements. These timing parameters are listed in Table 3.2.

Figure 2.8 shows the LP-to-HS transition flow diagram for data lanes.

Only the sequences from the Stop State to the high-speed state and vice versa are supported; the LP-request, escape mode and turnaround path are not supported.




Figure 2.8. MIPI D-PHY Tx LP to HS Transition Flow Diagram on Data Lanes



During normal operation a data lane is either in control or in high-speed mode.

For sending payload data (the image data), the transmitter drives a particular sequence on data lanes to enter the receiver from the low power mode to high-speed mode.

As part of the initialization of D-PHY, initially all the lanes are held at LP11 state for a specified time. This LP11 state is also known as the Stop State. For sending the image data in high-speed, the transmitter drives the D-PHY lanes a particular LP sequence before the transmitter enters high-speed mode. The high-speed entry sequence (see Figure 2.9) consists of driving LP11->LP01->LP00 (LP->HS transition) on the lanes. On successful reception of this sequence, the high-speed receiver module enables its termination to receive the high-speed differential data.

After LP-to-HS transition, the transmitter sends HS Zeros (V(Dn)>V(Dp)) for a specified amount of time to make sure that the receiver is enabled properly before any payload data is transmitted. Internally, the FSM asserts the d_hs_rdy_o signal to indicate to the requestor that the tHS-ZERO counter threshold has been reached. The data lanes are in HS-00 state until the Global Operation Module receives the packet data from the Packet Formatter Module (or from the external requesting module, if the packet parser is disabled).

Before the payload data of every HS burst on each lane, the transmitting D-PHY inserts a sync sequence (00011101). This sync sequence is used by the data lanes of the receiving D-PHY to establish synchronization with the high-speed payload data.

After every HS burst, the data lanes go to LP11 state. A single HS burst represents the image data corresponding to one of the horizontal lines of an image and the LP11 state in-between the HS bursts represents the blanking periods.




Figure 2.9. High-Speed Entry Sequence and Payload Data Transmission Cycle on Data Lanes

Receiver deskew is initiated by the Hard D-PHY when the data line rate is configured at greater than 1.5 Gbps. The transmitter sends a special deskew burst, as shown in Figure 2.10. When operating above 1.5 Gbps or changing to any rate above 1.5 Gbps, an initial deskew sequence is transmitted before high-speed data transmission in normal operation. Refer to the Initial Skew Calibration for Data Rates Above 1.5 Gbps section for timing details. When operating at or below 1.5 Gbps, the transmission of the initial deskew sequence is optional. Periodic deskew is optional irrespective of data rate.






Figure 2.10. High-Speed Data Transmission in Skew Calibration

2.6. Timing Diagrams

In the configurations without the AXI4-Stream, the requestor waits for the c2d_ready_o signal to ensure the CSI-2/DSI D-PHY Transmitter IP is not busy from a previous transmit request, and that the data lanes (and also the clock lane, in the case of non-continuous clock mode) have completed the required tHS-EXIT.

The d_hs_rdy_o signal signifies the clock and data lanes have performed the LP-HS request sequence, including sending out the necessary tHS-ZERO and are in high-speed mode. The requestor can then send out the information of the packet to be transmitted, along with the payload. The c2d ready o signal goes back to high only after the completion of the tHS-EXIT.

The phdr_xfr_done_o indicates the Packet Header FSM has sent out the packet header and payload, including the CRC, to the Tx Global Operation module.

See the subsections below for more information on the required handshake timing.

2.6.1. Initial Skew Calibration for Data Rates Above 1.5 Gbps

D-PHY TX IP automatically drives initial skew calibration sequence after Initialization period is done (tinit_done_o = 1). c2d_ready_o remains de-asserted during initial skew calibration.

For non-continuous clock mode, c2d_ready_o goes back to high after the completion of tHS-EXIT for both clock and data lanes.

For continuous clock mode, c2d_ready_o goes back to high after the data lanes have completed tHS-EXIT.




Figure 2.11. c2d_ready_o Timing for Non-Continuous D-PHY Clock Mode






Figure 2.12. c2d_ready_o Timing for Continuous D-PHY Clock Mode

2.6.2. Short Packet Transmission in CSI-2/DSI Interfaces




Figure 2.13. D-PHY Tx Input Bus for Short Packet Transmission in CSI-2/DSI Interfaces

2.6.3. Long Packet Transmission in CSI-2/DSI Interface

When the protocol type selected is CSI-2, there is no internal buffer to save the incoming payload data before the creation of the header packet. The IP requires 3 cycles from the assertion of the ld_pyld_o to the arrival of the valid payload data. The ld_pyld_o asserts the next cycle after the detection of the lp_en_i.






Figure 2.14. D-PHY Tx Input Bus for Long Packet Transmission in CSI-2/DSI Interface

2.6.4. Long Packet Transmission in CSI-2/DSI Interface without Packet Formatter

The Packet Parser module appends the sync code before the packet header. If the packet parser is disabled, the requestor interfaces directly to the Global Operations Control module, therefore the byte_Data_i contains the sync code B8 for each lane. The Global Operations Control module is not aware of the boundary of the actual valid bits, therefore it cannot flip the last valid bit to create the trail. The last word is treated as pure trail bits, and is sent out to the data lanes until the tHS-TRAIL is met.




Figure 2.15. D-PHY Tx Input Bus for LP Transmission in CSI-2/DSI Interface without Packet Formatter

2.6.5. Enable Periodic Skew Calibration

A low-to-high transition of skewcal_period_en_i initiates the periodic skew calibration. The signal, skewcal_period_en_i, is only available when the attribute Enable Periodic Skew Calibration is enabled. c2d_ready_o is high before initiating periodic skew calibration.






Figure 2.16. D-PHY Tx Input Bus to Enable Periodic Skew Calibration

2.6.6. Byte Data Arrangement

When in gear 16, the CSI-2/DSI D-PHY Transmitter IP has an option to take the parallel data arranged in sequential byte order, or in lane interleaved arrangement. This is configurable through the Interleaved Input Data attribute in the user interface. See Table 2.3. For gear 8, payload is always sequential.

Table 2.3. Interleaved versus Sequential Byte Data Input

4-La		nne 2-Lane		ne	1-Lane	
byte_data_i	Interleaved	Sequential	Interleaved	Sequential	Interleaved	Sequential
[7:0]	Byte 0	Byte 0	Byte 0	Byte 0	Byte 0	Byte 0
[15:8]	Byte 4	Byte 1	Byte 2	Byte 1	Byte 1	Byte 1
[23:16]	Byte 1	Byte 2	Byte 1	Byte 2	_	_
[31:24]	Byte 5	Byte 3	Byte 3	Byte 3	_	_
[39:32]	Byte 2	Byte 4	_	_	_	_
[47:40]	Byte 6	Byte 5	_	_	_	_
[55:48]	Byte 3	Byte 6	_	_	_	_
[63:56]	Byte 7	Byte 7	_	_	_	_



3. IP Parameter Description

The configurable attributes of the D-PHY Tx IP are shown in the following tables. You can configure the IP by setting the attributes accordingly in the IP Catalog's Module/IP wizard of the Lattice Radiant software.

Wherever applicable, default values are in bold.

3.1. General

Table 3.1. General Attributes¹

Attribute	Selectable Values	Description		
General Settings				
Transmitter				
TX Interface Type	DSI, CSI-2	DPHY-Tx Interface Type.		
D-PHY TX IP	Hard D-PHY,	Implementation of the PHY layer of the D-PHY Tx.		
	Soft D-PHY	For Avant, Certus-NX, and CertusPro-NX devices, only <i>Soft D-PHY</i> is available.		
Number of TX Lanes	1, 2, 3, 4	Number of active D-PHY Tx data lanes.		
		The 3-lane configuration is available only when <i>Bypass Packet Formatter</i> is checked.		
TX Gear	8, 16	Gearing ratio between the ports in fabric and the high-speed I/O. TX Gear = 16 is available only on D-PHY TX IP = 'Hard D-PHY'.		
Interleaved Input Data	checked, unchecked	When this option is checked, the input parallel data is already interleaved across the lanes. See Table 2.3. Available only when TX Gear = 16.		
CIL Bypass	checked, unchecked	When using <i>D-PHY TX IP = Hard D-PHY</i> , this option bypasses the built in Control Interface Logic of the Hard D-PHY.		
Bypass Packet Formatter	checked, unchecked	Bypasses the Packet Formatter module. The data input to the IP is in packet format and the bytes are interleaved across the active data lanes.		
Enable Frame Number Increment in Packet Formatter	checked, unchecked	Enables the Frame Number Increment in the Packet Formatter. Editable only if <i>Bypass Packet Formatter</i> is unchecked.		
Frame Number MAX Value Increment in Packet Formatter	1–255	Maximum frame number used in packet formatter. This option is editable only if <i>Enable Frame Number Increment in Packet Formatter</i> is checked.		
Enable Line Number Increment in Packet Formatter	checked, unchecked	Enables the line number increment feature for the Packet Formatter. This option is editable only if <i>Bypass Packet Formatter</i> is unchecked.		
Extended Virtual Channel ID	checked, unchecked	Enables 4-bit instead of 2-bit Virtual Channel ID in CSI-2.		
EoTp Enable	checked, unchecked	When checked, the IP appends an end-of-transmit packet at the end of a high-speed transmission. This option is enabled only if TX Interface Type = 'DSI'.		
Enable LMMI Interface	checked, unchecked	Enables the LMMI bus.		
Enable AXI4-Stream Interface	checked, unchecked	Enables the AXI4-Stream bus.		
Enable Periodic Skew Calibration	checked, unchecked	When this option is checked, there is an option to perform periodic skew calibration through the skewcal_period_en_i port.		
Clock				
Target TX Line Rate (Mbps	160–2500, 1000	Maximum bandwidth per lane for TX Gear = 16.		
per Lane) ²	160–1500 or 160–1800, 1000	Maximum bandwidth per lane for TX Gear = 8.		
		Maximum line rate is 1800 Mbps for Avant devices and 1500 Mbps for other devices.		



Attribute	Selectable Values	Description
Target TX Data Rate (Mbps)	160–10000, 4000	Target total bandwidth of the D-PHY TX channel.
		Not editable. For information only.
Target TX D-PHY Clock	80–1250, 500	Target frequency of the D-PHY clock lane.
Frequency (MHz)		Not editable. For information only.
Target TX Byte Clock	10–225, 125	Target operating frequency of the internal clock byte_clock_o. The
Frequency (MHz)		value is (line_rate_per_lane / gearing).
		Not editable. For information only.
D-PHY Clock Mode	Continuous,	Determines the clock mode of the PHY layer.
	Non-continuous	Continuous – if the clock lane is always in high speed mode.
		Non-continuous – the clock lane goes to low-power mode in between high-speed transactions.
D-PHY PLL Mode	Internal, External	Enables or disables the internal PLL when TX Interface = Hard D-PHY.
		For Soft D-PHY, only external PLL sources are supported.
Reference Clock Frequency (MHz)	24–200, 100	Operating frequency of the components interfaced with the fabric
Actual TX Data Rate (Mbps)	160–10000, 4000	Actual D-PHY TX data rate based on the PLL settings and Reference
		Clock Frequency.
		Not editable. For information only.
Actual TX Line Rate (Mbps	160–2500, 1000	Actual data rate per lane based on the PLL settings and Reference
per Lane)		Clock Frequency.
		Not editable. For information only.
Actual TX D-PHY Clock	80–1250, 500	Actual D-PHY TX clock frequency based on the PLL settings and Reference Clock Frequency.
Frequency (MHz)		Not editable. For information only.
Actual TX Byte Clock	10–187.5, 125	Actual operating frequency of the internal clock byte_clock_o. The
Frequency (MHz)	10–167.5, 125	inputs to the IP is synchronized to this clock.
		Not editable. For information only.
Deviation from Target Data	_, 0	((target data rate – actual data rate) / target data rate), in percent.
Rate	, -	((-a-gas assa assa assa assa, / as-gas assa assa, pas-assa.
Initialization		
tINIT Counter	checked, unchecked	Enables the initialization counter.
tINIT Value (Number of Byte	1–32768, 1000	Maximum counter value; editable only if tINIT Counter is checked.
Clock Cycles)		
tinit Value in ns	Int, 0	Equivalent value of tINIT Value in ns.
		Not editable. For information only.
Miscellaneous Signals		
Enable Miscellaneous Status Signals	checked, unchecked	Enables the other miscellaneous signals.

Notes:

- 1. The duration of the timing parameter is equal to the (byte clock period) × (attribute value).
- 2. The maximum data rate depends on the gear, device family, package, and speed grade of the device. Refer to the device data sheet for more information.



3.2. Protocol Timing Parameters

Table 3.2. Protocol Timing Parameters Attributes¹

Attribute	Selectable Values	Description
Protocol Timing Paramete	rs	·
TX Global Operation Timin	ng Parameters	
Customize TX Timing Parameter Values	checked, unchecked	Enables customization of the timing parameters.
t_LPX	1–255	Duration of any Low-Power state.
t_HS-PREPARE	1–255	Duration of the LP-00 Line state before the HS-0 Line state.
t_HS_ZERO during skew calibration	3-255	Duration when the data lanes are in HS-0 state before transmitting the sync sequence for HS skew calibration.
t_HS_ZERO	1–255	 Delay from the LP-00 State to the assertion of the d_hs_rdy_o signal. The actual HS-ZERO on the D-PHY data lanes depends on these three factors: The delay between the d_hs_rdy_o assertion and the time the requestor sends the payload of a long packet. The number of cycles the packet header (if enabled) can create the sync pattern and the 32-bit header. This varies with the number of lanes and gearing. The serializer delay. The timing from parallel data input to the serialized output data differs between soft and hard D-PHY implementations.
t_HS_TRAIL	1–255	Duration of the flipped bit after the last payload data bit of an HS transmission burst.
t_HS_EXIT	1–255	Duration of the data LP-11 state following an HS transmission burst to the assertion of the c2d_ready_o signal when in continuous clock mode.
t_CLK-PREPARE	1–255	Duration of the LP-00 clock state immediately before the HS-0 clock state in the LP-to-HS sequence.
t_CLK-ZERO	1–255	Duration of the clock HS-0 state prior to starting the actual toggling of the high-speed clock.
t_CLK-PRE	1–255	Duration of the HS clock prior to the start of the LP-to-HS sequence of the data lanes.
T_CLK_POST	1–255	Duration of the HS clock after the last associated Data Lane has transitioned to LP mode. The interval is defined as the period from the end of tHS-TRAIL to the beginning of tCLK-TRAIL.
t_CLK-TRAIL	1–255	Duration of the HS-0 state after the last clock bit of an HS transmission burst.
t_CLK-EXIT	1–255	Duration of the clock LP-11 state following an HS transmission burst to the assertion of the c2d_ready_o signal when in non-continuous clock mode.
t_SKEWCAL-INIT	2 ¹⁵ – 100 μs	Duration of initial Skew Calibration. Default value is close to 2 ¹⁵ UI.
t_SKEWCAL-PERIOD	2 ¹⁰ – 10 μs	Duration of periodic Skew Calibration. Default value is close to 2 ¹⁰ UI.

Note:

The timing parameters are in number of byte clock cycles. This is computed automatically to ensure the design meets the required minimum and maximum timing ranges. The numbers set in the user interface and the actual duration in the D-PHY lanes might vary due to the serialization and register delays within the design.

^{1.} The duration of the timing parameter is equal to the (byte clock period) × (attribute value).



4. Signal Description

This section describes the CSI-2/DSI D-PHY Tx IP ports.

4.1. **D-PHY Tx**

Table 4.1. D-PHY Tx Signal Description

Port Name	Direction	Mode/Configuration	Description
D-PHY Tx			
clk_p_io, clk_n_io	Out	_	MIPI D-PHY clock lane.
d_p_io[BUS_WIDTH ¹ - 1:0], d_n_io[BUS_WIDTH ¹ - 1:0]	In/Out	_	MIPI D-PHY data lanes.
ref_clk_i	In	_	If the PLL mode is internal, this clock is used as the reference clock for the internal PLL. The frequency must be between 24–200 MHz. If the PLL mode is external and the hardened CIL is enabled, this clock is used as the escape mode clock. If set as Soft PHY implementation, this clock is used as a startup clock that clocks the gddr_sync module, which synchronizes the clock divider ECLKDIV and the DDR elements. This clock can be any low speed continuously running clock.
reset_n_i	In	_	Asynchronous active low system reset.
usrstdby_i	In	_	Active high puts the hard D-PHY block to standby mode.
pd_dphy_i	In	D-PHY TX IP = "Hard D- PHY"	Active high powers down the hard D-PHY block, including the internal PLL.
byte_or_pkt_data_i[DW ² – 1:0]	In	AXI4 Stream - disabled	Byte data or packet data.
byte_or_pkt_data_en_i	In	AXI4 Stream - disabled	Indicates valid data on the byte_or_pkt_data_i bus.
vcx_i[1:0]	In	AXI4-Stream disabled Extended Virtual Channel ID checked	2-bit virtual channel extension. This is the 2-bit MSB of a 4-bit virtual channel ID.
vc_i [1:0]	In	AXI4 Stream - disabled Bypass Packet Formatter - unchecked	2-bit virtual channel ID of the packet. This is used only when the Packet Formatter is enabled.
dt_i [5:0]	In	AXI4 Stream - disabled Bypass Packet Formatter - unchecked	CSI-2 or DSI 6-bit data type field. This is used only when the Packet Formatter is enabled.
wc_i [15:0]	In	AXI4 Stream – disabled Bypass Packet Formatter - unchecked	16-bit Word Count field. This denotes the number of bytes in the payload of a long packet. In a short packet, this contains a 2-byte data. This is used only when the Packet Formatter is enabled.
clk_hs_en_i	In	DPHY Clock Mode – Non continuous	Active high pulse going to the Tx Global Operation. This triggers the IP to start HS entry sequence on the clock lane. Enabled for non-continuous clock mode.
d_hs_en_i	In		Active high pulse going to the Tx Global Operation. This triggers the IP to start HS entry sequence on the data lanes.
pll_clkop_i	In	DPHY PLL Mode - External	External PLL clock source. For Hard PHY implementation, the frequency of this clock is twice that of the D-PHY clock lanes. For Soft PHY, the frequency of this clock is the same as the frequency of the D-PHY clock lanes.



Port Name	Direction	Mode/Configuration	Description	
pll_clkos_i	In	DPHY PLL Mode - External	90-degree phase shifted D-PHY clock. The pll_clkos_i is 90-degree phase shifted from the pll_clkop_i.	
pll_lock_i	In	DPHY PLL Mode - External	D-PHY PLL lock signal.	
sp_en_i	In	Tx Interface Type - CSI-2 Bypass Packet Formatter - unchecked	Short packet enable (frame or line packet). This high active pulse triggers the IP to transmit a CSI-2 short packet.	
lp_en_i	In	Tx Interface Type - CSI-2 Bypass Packet Formatter - unchecked	This high active pulse is used to trigger the packet formatter to prepare the 32-bit packet header for the CSI-2 long packet. The IP expects the payload to arrive 4 cycles after the assertion of the Ip_en_i.	
vsync_start_i	In	Tx Interface Type - DSI Bypass Packet Formatter - unchecked	This high active pulse triggers the IP to transmit a vsync_start packet.	
hsync_start_i	In	Tx Interface Type - DSI Bypass Packet Formatter - unchecked	This high active pulse triggers the IP to transmit a hsync_start packet.	
lp_rx_en_i	In	Tx Interface Type - DSI	Low Power Rx Enable signal.	
lp_rx_data_p_o	Out	Tx Interface Type - DSI	Low Power Rx Positive data	
lp_rx_data_n_o	Out	Tx Interface Type - DSI	Low Power Rx Negative data	
d_hs_rdy_o	Out	_	Active high signal to indicate data lane is ready for transmission.	
byte_clk_o	Out	_	Byte clock generated by D-PHY PLL.	
c2d_ready_o	Out	_	Indicates that CMOS2DPHY is ready to receive data. When D-PHY TX IP is running at 1.5 Gbps and below, this signal asserts after Initialization period is done (tinit_done = 1). When D-PHY TX IP is running at more than 1.5 Gbps, this signal asserts when both Initialization period and initial skew calibration period are done.	
phdr_xfr_done_o	Out	Tx Interface Type – CSI-2 Bypass Packet Formatter - unchecked	Single cycle pulse to indicate that the packet information, payload, and CRC are sent out to the Tx Global Operation (available when PKT_FORMAT = ON).	
ready_o	Out	_	Indicates PLL lock when D-PHY TX IP = "Hard D-PHY" or GDDR ready when D-PHY TX IP = "Soft D-PHY".	
ld_pyld_o	Out	Tx Interface Type – CSI-2 Bypass Packet Formatter - unchecked	When high, the packet formatter is ready to receive data for packing (available when PKT_FORMAT = ON).	
skewcal_period_en_i	In	Enable Periodic Skew Calibration = 'checked'	Initiates periodic deskew calibration when set from low to high.	

Notes:

- 1. BUS_WIDTH Number of D-PHY Lanes, 1 to 4 (available on the user interface)
- 2. DW Byte or Packet Data Width
 - DW = GEAR × NUM_TX_LANE

4.2. LMMI Device Target

Table 4.2. LMMI Device Target Signal Description

Port Name	Direction	Mode/Configuration	Description	
LMMI Device Target				
lmmi_clk_i	In	_	LMMI Interface clock.	
lmmi_resetn_i	In	_	Active low signal to reset the configuration registers.	



Port Name	Direction	Mode/Configuration	Description	
lmmi_wdata_i[LDW¹ – 1:0]	In	_	Write data.	
lmmi_wr_rdn_i	In	_	Write = HIGH, Read = LOW.	
Immi_offset_i[LOW ² – 1:0]	In		Register offset, starting at offset 0.	
lmmi_request_i	In	_	Start transaction.	
lmmi_ready_o	Out	_	Ready to start a new transaction.	
Immi_rdata_o[LDW¹ – 1:0]	Out	_	Read data.	
lmmi_rdata_valid_o	Out	_	lmmi_rdata[3:0] contains valid data.	

Notes:

- 1. LDW LMMI Data Width
 - If CIL_BYPASS is unchecked, then LDW = 4
 - Otherwise LDW = 8
- 2. LOW LMMI Offset Width
 - If CIL_BYPASS is unchecked, then LOW = 5
 - Otherwise LOW = 7

4.3. AXI4-Stream Device Receiver

Table 4.3. AXI4-Stream Device Receiver Signal Description

Port Name	Direction	Mode/Configuration	Description
AXI4-Stream Device Receiver			
axis_stvalid_i	In	_	Source indicates that data to be transmitted is valid.
axis_stdata_i[ADW¹ – 1:0]	In	_	Payload data receiving channel (byte data or packet data with virtual channel and data type and word count).
axis_stready_o	Out	_	Indicates that AXI4-Stream is ready to accept data.

Note:

- 1. ADW AXI4-Stream Data Width
 - If (Bypass Packet Formatter is unchecked) AND (LMMI is unchecked) then ADW = GEAR × NUM_TX_LANE + 24
 - Otherwise ADW = GEAR × NUM_TX_LANE

4.4. Debug Interface

Table 4.4. Debug Interface Signal Description

Port Name	Direction	Mode/Configuration	Description
Debug Interface			
tinit_done_o	Out	Miscellaneous – enabled	tINIT done signal generated from IP.
pll_lock_o	Out	Miscellaneous – enabled	D-PHY PLL lock signal.
pix2byte_rstn_o	Out	Miscellaneous – enabled Bypass Packet Formatter – unchecked Tx Interface Type – CSI-2	Resets signal for pixel2byte FIFOs.
pkt_format_ready_o	Out	Miscellaneous – enabled Bypass Packet Formatter – unchecked Tx Interface Type – CSI-2 AXI4 Stream – disabled	Indicates the state of Packet Formatter. This is available when PKT_FORMAT = ON and AXI4- Stream = OFF and Tx Interface Type = CSI-2.



5. Register Description

For both hard and soft configurations of the D-PHY Tx IP, the Configuration Registers are available when LMMI is enabled. All D-PHY Tx IP Configuration Registers are controlled through the LMMI bus. If the LMMI feature is not enabled, the Hard D-PHY configuration registers (MIPI programmable bits) are set to the default values and the general registers become not actual and, instead, turn to top level input signals.

5.1. Hard Configured D-PHY Tx IP Configuration Registers (MIPI Programmable Bits)

(Available when DPHY TX IP = Hard D-PHY)

Table 5.1. Hard Configured D-PHY Tx Configuration Registers (MIPI Programmable Bits)

ADDR [5:0]	Bit[3]	Bit[2]	Bit[1]	Bit[0]		
0x00	HSEL	AUTO_PD_EN	PRIMARY_SECONDARY	DSI_CSI		
	RX High Speed Select.	Powers down inactive lanes.	Selects the PHY IP forward	Selects the PHY IP		
	[0] – Less than ≤1.5 Gbps	[0] – Lanes are kept powered	direction configuration.	application.		
	[1] – Higher than 1.5 Gbps	up and at LP11.	[0] – Secondary	[0] – CSI2		
		[1] – Lanes powered down.	[1] – Primary	[1] – DSI		
0x01	RXCDRP[1:0]		2'b00 ¹			
	LP-CD threshold voltage. Def	ault is 2'b01.				
	Min – 200 mV, Max – 450 mV	/				
0x02	EN_CIL	RXLPRP[2:0]				
	Enables or disables CIL.	Adjust the threshold voltage an	nd hysteresis of LP-RX, default s	etting is 2'b001.		
	[0] – CIL bypassed.					
	[1] – CIL enabled.					
0x03	TST[0] = 1'b1	PLLCLKBYPASS	LOCK BYP	_		
		Bypasses the internal PLL.	When clock lane exits from			
		[0] – PLL Enabled.	ULPS, this input determines			
		[1] – PLL Bypassed.	if the PLL LOCK signal is			
		,,	used to gate the			
			TxWordClkHS.			
			[0] PLL LOCK gates			
			TxWordClkHS.			
			[1] PLL LOCK signal does			
			not gate TxWordClkHS			
			clock.			
0x04	CN[0]	TST[3:1] = 3'b100				
0x05	CN[4:1]					
	The N parameter of the inter	nal PLL in the equation: Output =	M/(N×O). See Table 5.2 for val	ues.		
0x06	CM[3:0]					
	LSB of the M parameter of th	the internal PLL in the equation: Output = $M/(N\times O)$. See Table 5.2 for values.				
0x07	CM[7:4]					
	MSB of the M parameter of t	he internal PLL in the equation: C	Output = $M/(N\times O)$. See Table 5.3	2 for values.		
0x08	TxDataWidthHS[0]	CO[2:0]				
	LSB High-Speed Transmit	The O parameter of the interna	I PLL in the equation: Output =	M/(N×O). See		
	Byte Clock.	Table 5.2 for values.				



ADDR [5:0]	Bit[3]	Bit[2]	Bit[1]	Bit[0]			
0x09	Lane0_sel[0]	RxDataWidthHS[1:0]		TxDataWidthHS[1]			
	LSB of Lane0_Sel	High-Speed Receive Data Width	Select.	MSB High-Speed			
		2'b00 – 1/8 the HS bit rate		Transmit Byte Clock.			
		2'b01 – 1/16 the HS bit rate		2'b00 – 1/8 the HS bit			
		2'b10 – 1/32 the HS bit rate		rate			
				2'b01 – 1/16 the HS bit			
				rate			
				2'b10 – 1/32 the HS bit rate			
0x0A	01	cfg_num_lanes[1:0]		LaneO_sel[1]			
OXOA		Sets the number of active lanes	1	MSB of Lane0_Sel. This			
		Value from 0 to 3.	•	determines which lane			
				acts as data lane0 in HS			
				Operation mode.			
				Value from 0 to 3.			
0x0C	uc_PRG_HS_ZERO[1:0]		uc_PRG_HS_PREPARE	01			
			T_CLK_PREPARE time in				
			the beginning of high-				
			speed transmission mode. For <u>clock</u> pin.				
			0 – Tperiod of sync clk i				
			1 – 1.5¹Tperiod of				
			sync_clk_i				
0x0D	uc_PRG_HS_ZERO[5:2]						
		ZERO time in the beginning of hig	h-speed transmission mode. Fo	r <u>clock</u> pin.			
	T_CLK_ZERO = (uc_PRG_HS_	ZERO+ 4) × (ByteClk Period)					
0x0E	uc_PRG_HS_TRAIL[2:0]			uc_PRG_HS_ZERO[6]			
		RAIL time in the end of high-spee	d transmission mode. For				
	clock pin.	TRAIL \ v (Purto Clly Portion)					
0x0F	T_HS_TRAIL = (uc_PRG_HS_T 2'b00 ¹	KAIL) × (Bytecik Period)	LIC DDC HC TDAII[4:2]				
0x0F 0x11			uc_PRG_HS_TRAIL[4:3]				
UXII	u_PRG_HS_ZERO[1:0] (See MSB below at 0x12)	u_PRG_HS_PREPARE[1:0] T HS PREPARE time in the beginning of high-		eginning of high-speed			
	(See Wish below at 0x12)		transmission mode. For data				
			0 – Tperiod of sync clk i				
			1 – 1.5 ¹ Tperiod of sync_clk_i				
			2 – 2 ¹ Tperiod of sync_clk_i				
			3 – 2.5 ¹ Tperiod of sync_clk_i				
0x12	u_PRG_HS_ZERO[5:2]						
	Bits used to program T_HS_ZERO time in the beginning of high-speed transmission mode. For <u>data</u> pins.						
	T_HS_ZERO = $(u_PRG_HS_ZERO + 5 + 2M) \times (ByteClk Period)$, where M is the interface width:						
	0 – Single interface						
	1 – Double interface 2 – Quad interface						
0x13	u_PRG_HS_TRAIL[3:0]						
0.11.0		RAIL time in the end of high-spee	d transmission mode. For data	pins.			
	T_HS_TRAIL = (uc_PRG_HS_T		duta	r 			
0x14	TEST_ENBL[1:0] (See MSB be		u_PRG_HS_TRAIL[5:4] (See LS	SB above at 0x13)			
0x15	TEST_ENBL[5:2]	,	1 , ,,,,,,,,,,,,,,,,,,,,,,,,	-,			
-	Six-bit signal that enables the	e testing modes.					
0x16	TEST_PATTERN[3:0]	-					
0x17	TEST_PATTERN[7:4]						
0x18	TEST_PATTERN[11:8]						
	1						



ADDR [5:0]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
0x19	TEST_PATTERN[15:12]			
0x1A	TEST_PATTERN[19:16]			
0x1B	TEST_PATTERN[23:20]			
0x1C	TEST_PATTERN[27:24]			
0x1D	TEST_PATTERN[31:28] TEST_PATTERN[31:0] is the p	rogrammable pattern used by BIS	T pattern generator and patter	n matcher.
0x1E	_	_	01	cont_clk_mode Continuous clock mode maintains high-speed clock throughout the operation. Clearing this bit enables the IP to go into low power in between high-speed transfers to reduce power. [0] – non-continuous HS clock [1] – continuous HS clock

Note:

1. This bit must be tied to 0 when programming this register. Otherwise, the IP may malfunction.

Table 5.2. CN and CO Table of Values

со		CN				
Control O Value	Actual O Value	Control N Value	Actual N Value	Control N Value	Actual N Value	
000	1	11111	1	11010	17	
001	2	00000	2	11101	18	
010	4	10000	3	11110	19	
011	8	11000	4	01111	20	
111	16	11100	5	10111	21	
_	_	01110	6	11011	22	
_	_	00111	7	01101	23	
_	_	10011	8	10110	24	
_	_	01001	9	01011	25	
_	_	00100	10	00101	26	
_	_	00010	11	10010	27	
_	_	10001	12	11001	28	
_	_	01000	13	01100	29	
_	_	10100	14	00110	30	
_	_	01010	15	00011	31	
_	_	10101	16	00001	32	

Table 5.3. CM Table of Values

СМ										
Control M Value	Actual M Value									
111X0000	16	10001100	76	00001000	136	01000100	196			
111X0001	17	10001101	77	00001001	137	01000101	197			
111X0010	18	10001110	78	00001010	138	01000110	198			



СМ											
Control M Value	Actual M Value										
111X0011	19	10001111	79	00001011	139	01000111	199				
111X0100	20	10010000	80	00001100	140	01001000	200				
111X0101	21	10010001	81	00001101	141	01001001	201				
111X0110	22	10010010	82	00001110	142	01001010	202				
111X0111	23	10010011	83	00001111	143	01001011	203				
111X1000	24	10010100	84	00010000	144	01001100	204				
111X1001	25	10010101	85	00010001	145	01001101	205				
111X1010	26	10010110	86	00010010	146	01001110	206				
111X1011	27	10010111	87	00010011	147	01001111	207				
111X1100	28	10011000	88	00010100	148	01010000	208				
111X1101	29	10011001	89	00010101	149	01010001	209				
111X1110	30	10011010	90	00010110	150	01010010	210				
111X1111	31	10011011	91	00010111	151	01010011	211				
11000000	32	10011100	92	00011000	152	01010100	212				
11000001	33	10011101	93	00011001	153	01010101	213				
11000010	34	10011110	94	00011010	154	01010110	214				
11000011	35	10011111	95	00011011	155	01010111	215				
11000100	36	10100000	96	00011100	156	01011000	216				
11000101	37	10100001	97	00011101	157	01011001	217				
11000110	38	10100010	98	00011110	158	01011010	218				
11000111	39	10100011	99	00011111	159	01011011	219				
11001000	40	10100100	100	00100000	160	01011100	220				
11001001	41	10100101	101	00100001	161	01011101	221				
11001010	42	10100110	102	00100010	162	01011110	222				
11001011	43	10100111	103	00100011	163	01011111	223				
11001100	44	10101000	104	00100100	164	01100000	224				
11001101	45	10101001	105	00100101	165	01100001	225				
11001110	46	10101010	106	00100110	166	01100010	226				
11001111	47	10101011	107	00100111	167	01100011	227				
11010000	48	10101100	108	00101000	168	01100100	228				
11010001	49	10101101	109	00101001	169	01100101	229				
11010010	50	10101110	110	00101010	170	01100110	230				
11010011	51	10101111	111	00101011	171	01100111	231				
11010100	52	10110000	112	00101100	172	01101000	232				
11010101	53	10110001	113	00101101	173	01101001	233				
11010110	54	10110010	114	00101110	174	01101010	234				
11010111	55	10110011	115	00101111	175	01101011	235				
11011000	56	10110100	116	00110000	176	01101100	236				
11011001	57	10110101	117	00110001	177	01101101	237				
11011010	58	10110110	118	00110010	178	01101110	238				
11011011	59	10110111	119	00110011	179	01101111	239				
11011100	60	10111000	120	00110100	180	01110000	240				
11011101	61	10111001	121	00110101	181	01110001	241				
11011110	62	10111010	122	00110110	182	01110010	242				
11011111	63	10111011	123	00110111	183	01110011	243				
10000000	64	10111100	124	00111000	184	01110100	244				



СМ										
Control M Value	Actual M Value									
10000001	65	10111101	125	00111001	185	01110101	245			
10000010	66	10111110	126	00111010	186	01110110	246			
10000011	67	10111111	127	00111011	187	01110111	247			
10000100	68	00000000	128	00111100	188	01111000	248			
10000101	69	0000001	129	00111101	189	01111001	249			
10000110	70	0000010	130	00111110	190	01111010	250			
10000111	71	00000011	131	00111111	191	01111011	251			
10001000	72	00000100	132	01000000	192	01111100	252			
10001001	73	00000101	133	01000001	193	01111101	253			
10001010	74	00000110	134	01000010	194	01111110	254			
10001011	75	00000111	135	01000011	195	01111111	255			



5.2. D-PHY Tx IP Configuration Registers for Timing Parameters

The registers in the following table are used to configure the protocol timing parameters when the design bypasses the hardened CIL or uses the soft logic implementation of the PHY.

Table 5.4. D-PHY Tx Configuration Registers for Timing Parameters

Offset (6 Bits)	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]		
0x1F	tLPX[7:0]									
	Duration of any Low-Power state.									
0x20	tCLK-PREP[7:0]									
	Duration of the LP-00 clock state immediately before the HS-0 clock state in the LP-to-HS sequence.									
0x21	tCLK_HSZERO[7:0]									
	Duration of the clock HS-0 state prior to starting the actual toggling of the high-speed clock.									
0x22	tCLKPRE[7:0]									
	Duration of the LP-00 clock state immediately before the HS-0 clock state in the LP-to-HS sequence.									
0x23	tCLKPOST[7:0]]								
		e HS clock after								
		defined as the p	eriod from the	end of tHS-TRAII	to the beginnin	ng of tCLK-TRAIL.	•			
0x24	tCLKTRAIL[7:0	=								
		e HS-0 state afte	er the last clock	bit of an HS tran	smission burst.					
0x25	tCLKEXIT[7:0]									
		ne clock LP-11 sta	ite following an	HS transmission	burst.					
0x26	tDATPREP[7:0]									
	Duration of the LP-00 Line state before the HS-0 Line state.									
0x27	tDAT_HSZERO[7:0] Delay from the LP-00 State to the assertion of the d_hs_rdy_o signal.									
		-ZERO on the D-F		•				-14		
		y between the d								
	• The number of cycles the packet header (if enabled) can create the sync pattern and the 32-bit header. This varies with the number of lanes and gearing.									
	 The serializer delay. The timing from parallel data input to the serialized output data differs between soft and hard D- 									
	PHY implementations.									
0x28	tDATTRAIL[7:0									
	_	e flipped bit afte	er the last payloa	ad data bit of an	HS transmission	burst.				
0x29	tDATEXIT[7:0]									
	Duration of th	ne data LP-11 sta	te following an I	HS transmission	burst.					
0x2D	tSKEWCAL_IN	IT[7:0]								
	Duration of In	itial Skew Calibra	ation.							
0x2E	tSKEWCAL_IN	IT [15:8]								
	Duration of In	itial Skew Calibra	ation.							
0x2F	tSKEWCAL_PE	RIOD[7:0]								
	Duration of Pe	eriodic Skew Cali	bration.							
0x30	tSKEWCAL_PERIOD[15:8]									
	Duration of Periodic Skew Calibration.									
0x31	tSKEWCAL_HS	SZERO								
	Duration whe	n the data lanes	are in HS-0 state	e before transmi	tting the sync se	equence for HS s	kew calibration	n.		



5.3. D-PHY Tx IP Packet Formatter Registers

These registers store the header information of the last packet transmission request received by the IP. These registers are only available when the Packet Formatter is enabled.

Table 5.5. D-PHY Tx Status Registers for Timing Parameters

Offset (6 Bits)	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]		
0x2A	vc_id	[1:0]		data_type[5:0]						
0x2B	word_count[15:8]									
0x2C	word_count[7:0]									

vc_id[1:0] - 2-bit virtual channel ID of the received packet.

data_type[5:0] - 6-bit CSI-2 or DSI data type field.

word_count[15:0] - 16-bit word count field. This denotes the number of bytes in the payload of a long packet. In a short packet, this contains a 2-byte data.



6. Designing with the IP

This section provides information on how to generate the IP Core using the Lattice Radiant software and how to run simulation and synthesis. For more details on the Lattice Radiant software, refer to the Lattice Radiant Software User Guide.

6.1. Generating and Instantiating the IP

You can use the Lattice Radiant software to generate IP modules and integrate them into the device's architecture. The following steps describe how to generate the CSI-2/DSI D-PHY Tx IP in the Lattice Radiant software.

To generate the CSI-2/DSI D-PHY Tx IP, follow these steps:

- 1. Create a new Lattice Radiant software project or open an existing project.




Figure 6.1. Module/IP Block Wizard

3. In the next **Module/IP Block Wizard** window, customize the selected CSI-2/DSI D-PHY Tx IP using drop-down lists and check boxes. Figure 6.2 shows an example configuration of the CSI-2/DSI D-PHY Tx IP. For details on the configuration options, refer to the IP Parameter Description section.






Figure 6.2. IP Configuration



 Click Generate. The Check Generated Result dialog box opens, showing design block messages and results as shown in Figure 6.3.




Figure 6.3. Check Generated Result

5. Click **Finish**. All the generated files are placed under the directory paths in the **Create in** and the **Component name** fields shown in Figure 6.1.

6.1.1. Generated Files and File Structure

The generated CSI-2/DSI D-PHY Tx module package includes the closed-box (<Component name>_bb.v) and instance templates (<Component name>_tmpl.v/vhd) that can be used to instantiate the core in a top-level design. An example RTL top-level reference source file (<Component name>.v) that can be used as an instantiation template for the module is also provided. You may also use this top-level reference as the starting template for the top-level for their complete design. The generated files are listed in Table 6.1.

Table 6.1. Generated File List

Attribute	Description
<component name="">.ipx</component>	This file contains the information on the files associated to the generated IP.
<component name="">.cfg</component>	This file contains the parameter values used in IP configuration.
component.xml	Contains the ipxact:component information of the IP.
design.xml	Documents the configuration parameters of the IP in IP-XACT 2014 format.
rtl/ <component name="">.v</component>	This file provides an example RTL top file that instantiates the module.
rtl/ <component name="">_bb.v</component>	This file provides the synthesis closed-box.
misc/ <component name="">_tmpl.v misc /<component name="">_tmpl.vhd</component></component>	These files provide instance templates for the module.

6.2. Design Implementation

Completing your design includes additional steps to specify analog properties, pin assignments, and timing and physical constraints. You can add and edit the constraints using the Device Constraint Editor or by manually creating a PDC File.



39

Post-Synthesis constraint files (.pdc) contain both timing and non-timing constraint .pdc source files for storing logical timing/physical constraints. Constraints that are added using the Device Constraint Editor are saved to the active .pdc file. The active post-synthesis design constraint file is then used as input for post-synthesis processes.

Refer to the relevant sections in the Lattice Radiant Software User Guide for more information on how to create or edit constraints and how to use the Device Constraint Editor.

6.3. Timing Constraints

You need to provide proper timing and physical design constraints to ensure that your design meets the desired performance goals on the FPGA.

Copy the contents of one of the following IP constraint files to the top-level design constrain for post-synthesis:

- Synplify Pro: <IP_Instance_Path>/<IP_Instance_Name>/eval/constraint_for_synp.pdc
- LSE: <IP_Instance_Path>/<IP_Instance_Name>/eval/constraint_for_Ise.pdc

The constraint file has been verified during IP evaluation with the IP instantiated directly in the top-level module. You can modify the constraints in this file with thorough understanding of the effect of each constraint.

Refer to Lattice Radiant Timing Constraints Methodology for details on how to constrain your design.

6.4. Specifying the Strategy

The Lattice Radiant software provides two predefined strategies: Area and Timing. It also enables you to create customized strategies. For details on how to create a new strategy, refer to the Strategies section of the Lattice Radiant Software user guide.

6.5. Running Functional Simulation

You can run functional simulation after the IP is generated.

To run functional simulation, follow these steps:

1. Click the button located on the **Toolbar** to initiate the **Simulation Wizard** shown in Figure 6.4.




Figure 6.4. Simulation Wizard

2. Click **Next** to open the **Add and Reorder Source** window as shown in Figure 6.5.






Figure 6.5. Add and Reorder Source

- 3. Click **Next**. The **Summary** window is shown.
- 4. Set Run Simulation to 0 to ensure the simulation runs completely. Click Finish to run the simulation.

The waveform in Figure 6.6 shows an example simulation waveform.




Figure 6.6. Simulation Waveform



6.5.1. Simulation Results

Once the simulation has been completed, the output in the Transcript window is shown in Figure 6.7.

```
# 170035057 Transmitting video data DONE!
# 170545057 Transmitting short packet : 1
# 171975057 FRAME #9 END
# 172075057 TEST END
#
# ***EOT PACKET CHECK PASS***
# ***PAYLOAD DATA PASS***
# ***CRC PASS***
# ***SIMULATION PASSED***
# ***SIMULATION PASSED***
# *** Note: $stop : C:/My_Designs/tx_demo/tx_dphy_demo/testbench/tb_top.v(688)
# Time: 189366057300 fs Iteration: 0 Instance: /tb_top
# Break in Task data_check_t at C:/My_Designs/tx_demo/tx_dphy_demo/testbench/tb_top.v line 688
```

Figure 6.7. Simulation Log



7. Debugging

This section lists possible issues and suggested troubleshooting steps that you can follow.

7.1. Debug Methods

CSI-2/DSI D-PHY Tx IP provides optional pins for observability during the debug process. For more information on the debug signals, refer to Table 4.4.

7.2. Debug Tools

You can use the tool described in the subsection to debug CSI-2/DSI D-PHY Tx IP design issues.

7.2.1. Reveal Analyzer

The Reveal Analyzer continuously monitors signals within the FPGA for specific conditions that range from simple to complex conditions. When the trigger condition occurs, the Reveal Analyzer saves signal values preceding, during, and following the event for analysis, including a waveform presentation. The data can be saved in the following format:

- Value change dump file (.vcd) that can be used with tools such as ModelSim™.
- ASCII tabular format that can be used with tools such as Microsoft® Excel.

Before running the Reveal Analyzer, use the Reveal Inserter to add Reveal modules to your design. In these modules, specify the signals to monitor, define the trigger conditions, and set other preferred options. The Reveal Analyzer supports multiple logic analyzer cores using hard/soft JTAG interface. You can have up to 15 modules, typically one for each clock region of interest. When the modules are set up, regenerate the bitstream data file to program the FPGA.

During debug cycles, this tool uses a divide and conquer method to narrow down to problem areas into many small functional blocks to control and monitor the status of each block.

Refer to the Reveal User Guide for Radiant Software for details on how to use the Reveal Analyzer.



8. Design Considerations

8.1. Design Considerations When D-PHY PLL Mode is Set to External

- Ensure the TX D-PHY settings (for example: number of lanes, TX line bitrate) in the IP GUI are set as intended.
- Ensure the reference clock frequency in the IP GUI matches with the PLL clocks driving the pll_clkop_i and pll_clkos_i pins.
- Ensure the clock that drives the pll_clkos_i pin is set to 90-degree out of phase from the clock that drives the pll_clkop_i pin.



Appendix A. Resource Utilization

Table A.1 and Table A.2 show the maximum frequency and resource utilization for a certain IP configuration.

Table A.1. Device and Tool Tested

-	Value
Software Version	Lattice Radiant 2023.1.1 production build
Device Used	LIFCL-40-9BG400C
Performance Grade	9_High-Performance_1.0V
Synthesis Tool	Synplify Pro (R) U-2023.03LR-1, Build 098R, May 29 2023

Table A.2. Resource Utilization¹

Number of Lanes (Gear)	IP Type	Bit Rate Lane	Bypass Packet Formatter ²	LMMI ³	AXI ³	EBR	Registers	LUT⁴	High-Speed I/O Interfaces
4 (8)	Hard DPHY	1000 Mbps	Checked	DIS	EN	0	152	145	1 x Hard D-PHY
4 (8)	Soft DPHY	1000 Mbps	Checked	DIS	EN	0	185	177	5 x ODDRX4, 1 x ECLKDIV, 1 x ECLKSYNC
4 (16)	Hard DPHY	2500 Mbps	Checked	DIS	EN	0	251	307	1 x Hard D-PHY
4 (8)	Soft DPHY	1500 Mbps	Checked	DIS	EN	0	185	179	5 x ODDRX4, 1 x ECLKDIV, 1 x ECLKSYNC
4 (16)	Hard DPHY	2500 Mbps	Checked	EN	EN	0	422	497	1 x Hard D-PHY
4 (8)	Soft DPHY	1500 Mbps	Checked	DIS	DIS	0	185	179	5 x ODDRX4, 1 x ECLKDIV, 1 x ECLKSYNC
4 (16)	Hard DPHY	2500 Mbps	Unchecked	EN	EN	0	592	1657	1 x Hard D-PHY
4 (8)	Soft DPHY	1500 Mbps	Unchecked	DIS	DIS	0	345	670	5 x ODDRX4, 1 x ECLKDIV, 1 x ECLKSYNC

Notes:

- 1. All other settings are default.
- 2. Checked means the option in IP GUI is checked, which also means the Packet Formatter block is bypassed.
- 3. DIS means Disable, which means the **Enable LMMI Interface** or **Enable AXI4-Stream Interface** in the IP GUI is left unchecked. EN means enable which means the option in IP GUI is checked.
- 4. The distributed RAM utilization is accounted for in the total LUT4s utilization. The actual LUT4 utilization is distribution among logic, distributed RAM, and ripple logic.



References

- Lattice Memory Mapped Interface and Lattice Interrupt Interface User Guide (FPGA-UG-02039)
- Certus-NX High-Speed I/O Interface (FPGA-TN-02216)
- CrossLink-NX High-Speed I/O Interface (FPGA-TN-02097)
- CertusPro-NX High-Speed I/O Interface (FPGA-TN-02244)
- Lattice Avant High-Speed I/O and External Memory Interface User Guide (FPGA-TN-02300)
- Certus-NX web page
- CertusPro-NX web page
- CrossLink-NX web page
- MachXO5-NX web page
- Avant-E web page
- Avant-G web page
- Avant-X web page
- Lattice Radiant Software web page
- Lattice Propel Design Environment web page
- Lattice Insights for Lattice Semiconductor training courses and learning plans



Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.



Revision History

Revision 2.1, January 2024

Section	Change Summary		
All	Renamed document from CSI-2/DSI D-PHY Tx IP Core - Lattice Radiant Software to CSI-2/DSI D-PHY Tx IP.		
Disclaimers	Updated disclaimers.		
Inclusive Language	Added inclusive language boilerplate.		
Introduction	 Reworked section contents. Changed LAV-AT-500E to LAV-AT-E70 in Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts. Reworked subsection 5.1 Licensing the IP and section 6 Ordering Part Number and renamed to subsection 1.4 Licensing and Ordering Information. Reworked subsection 4.4 Core Validation and subsection 5.2 Hardware Evaluation and renamed to subsection 1.5 IP Validation Summary. Added subsection 1.6 Minimum Device Requirements. Reworked subsection 1.3 Conventions and renamed to subsection 1.7 Naming Conventions. 		
Functional Description	 Reworked section 2 Functional Description and renamed to subsection 2.1 IP Architecture Overview. Added subsection 2.2 User Interfaces. Reworked subsection 2.1.4 LMMI Device Target and moved to subsection 2.2.1 LMMI Device Target. Reworked subsection 3.6 AXI4-Stream Device Receiver and moved to subsection 2.2.2 AXI4-Stream Device Receiver. Updated the pll_clkos_i phase shift in subsection 2.3.2.1 External PLL. Reworked section 3 Timing Diagrams and moved to subsection 2.6 Timing Diagrams. 		
IP Parameter Description	Reworked subsection 2.3 Attribute Summary and renamed to section 3 IP Parameter Description.		
Signal Description	 Reworked subsection 2.2 Signal Description and moved to section 4 Signal Description. Updated description for pll_clkos_i in Table 4.1. D-PHY Tx Signal Description. 		
Register Description	Reworked subsection 2.4 Internal Registers and renamed to section 5 Register Description.		
Designing with the IP	 Reworked section 4 Core Generation, Simulation, and Validation and renamed to section 6 Designing with the IP. Reworked subsection 4.1 Generating the IP and renamed to subsection 6.1 Generating and Instantiating the IP. Added subsection 6.2 Design Implementation. Reworked subsection 4.3 Constraining the IP and renamed to subsection 6.3 Timing Constraints. Added subsection 6.4 Specifying the Strategy. Reworked subsection 4.2 Running Functional Simulation and moved to subsection 6.5 Running Functional Simulation. 		
Debugging	Added this section.		
Design Considerations	Added this section.		
Resource Utilization	Updated for the latest software version.		
References	Reworked section contents.		

Revision 2.0, June 2023

Section	Change Summary		
All	Changed Slave to Receiver/Target/Secondary, and Master to Primary globally.		
Introduction	 Added MachXO5-NX device family support to the general introduction. Added to LFCL-33, LFCPNX-50, LFCMXO5-25, LFCMXO5-55T, and IP Core v1.9.x – Lattice Radiant software 2023.1 to Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts. 		
Functional Description	 Updated Figure 2.8. MIPI D-PHY Tx LP to HS Transition Flow Diagram on Data Lanes showing the virtual link between LP-11 and LP-Rqst. Updated Table 2.2. D-PHY Tx IP Core Signal Description removing the support of Avant devices from pll_clkos_i. 		

© 2019-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Revision 1.9, February 2023

Section	Change Summary		
Functional Description	Updated Table 2.3. Attributes Table1 and Table 2.2. D-PHY Tx IP Core Signal Description.		
	Updated the Hard D-PHY Module section and added the Soft D-PHY section.		
	Deleted The D-PHY Module provides the MIPI D-PHY physical serial data communication layer on which the protocols CSI-2 or DSI runs. This may be a hardened block or a soft logic implementation of the D-PHY using special IOs.		
	Deleted The LP11 state brings back the data lane from high-speed mode to low power mode in Global Operation Module section.		
All	Deleted Appendix B. Limitations section.		
Core Generation, Simulation, and Validation	Added This IP has not been hardware validated in Lattice Avant in the Core Validation section.		
References	Added reference links for below:		
	CrossLink-NX FPGA web page at www.latticesemi.com		
	Certus-NX FPGA web page at www.latticesemi.com		
	CertusPro-NX FPGA web page at www.latticesemi.com		
	Avant-E Web Page at www.latticesemi.com		

Revision 1.8, November 2022

Section	Change Summary	
Functional Description	Added footnote 2 to Table 2.3. Attributes.	
Core Generation, Simulation, and Validation	 Updated the Generating the IP section heading. Updated the Running Functional Simulation section heading and revised step 1 of the Verilog procedure. Added the Constraining the IP section. 	
Ordering Part Number	Updated content to add part number for Avant.	
Appendix A. Resource Utilization	Changed row to Software Version in Table A.1.	
Appendix B. Limitations	General update to this section.	

Revision 1.7.1, August 2022

Section	Change Summary
Introduction	Added Avant to the supported device families in general description.
	In Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts:
	Added Avant to the Supported FPGA Families;
	Added LATG1-500 to the Targeted Devices.
	In the Features section:
	 Newly added maximum rate up to 1800 Mbps per lane for Avant devices in the Soft MIPI D-PHY Tx IP Core Features section.
Functional Description	 Newly added the first paragraph regarding Avant device support to the External PLL section. Specified CSI-2/DSI D-PHY Transmistter IP is for CrossLink-NX devices in the Internal PLL section. Newly added pll_clkos_i port and its related data for Avant device support only to Table 2.2. D-PHY Tx IP Core Signal Description.
	Updated Target TX Line Rate (Mbps per Lane) values reflecting that for Avant devices in Table 2.3. Attributes Table.



49

Revision 1.7, August 2022

Section	Change Summary
Disclaimers	General update.
Introduction	 In the Features section: Removed MIPI DSI and MIPI CSI-2 interfacing related feature; Changed to support DSI Video Modes; Changed maximum rate up to 2500 Mbps per lane for support of CrossLink-NX devices only in the Hard MIPI D-PHY Tx IP Core Features section; Changed maximum rate up to 1500 Mbps per lane for support of CrossLink-NX, Certus-NX, and
Functional Description	 CertusPro-NX devices in the Soft MIPI D-PHY Tx IP Core Features section. Newly added input signal pll_clkos_i to Figure 2.1. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Enabled, Figure 2.2. D-PHY Tx IP Block Diagram with AXI4-Stream Enabled and LMMI Disabled, Figure 2.3. D-PHY Tx IP Block Diagram with AXI4-Stream Disabled and LMMI Enabled, and Figure 2.4. D-PHY Tx IP Block Diagram with Both AXI4-Stream and LMMI Disabled.
	 Updated the description of the External PLL section. Specified CSI-2/DSI D-PHY Transmistter IP is for CrossLink-NX devices in the Internal PLL section. Updated Target TX Line Rate (Mbps per Lane) values in Table 2.3. Attributes.

Revision 1.6, August 2021

Section	Change Summary		
Functional Description	In Table 2.2. D-PHY Tx IP Core Signal Description, changed the description for:		
	 reset_n_i from synchronous active low system reset to asynchronous active low system reset 		
	 ref_clk_i by removing the information on its minimum frequency when PLL mode is external. 		
	 Updated values of TX Global Operation Timing Parameters from 1-63 to 1-255 in Table 2.3. Attributes Table. 		
	Updated register sizes in Table 2.7. D-PHY Tx Configuration Registers for Timing Parameters.		
	 Offset 0x1F-0x29: Updated t*[5:0] to t*[7:0]. 		
	Offset 0x2D-0x2E: Updated tSKEWCAL_INIT[9:0] to tSKEWCAL_INIT[15:0].		
	 Offset 0x2F-0x30: Updated tSKEWCAL_PERIOD[9:0] to tSKEWCAL_PERIOD[15:0]. 		

Revision 1.5, June 2021

Section	Change Summary
Introduction	Updated content including Table 1.1 to add CertusPro-NX support.
Functional Description	Updated Table 2.3.
Licensing and Evaluation	Updated content to add CertusPro-NX.
Ordering Part Number	Updated content to add part number for CertusPro-NX.

Revision 1.4, February 2021

FPGA-IPUG-02080-2.1

Section	Change Summary
Functional Description	 Removed ADC IP Core Native Interface from Table 1.1. Added ready_o output signal in Figure 2.1, Figure 2.2, Figure 2.3, and Figure 2.4. Added ready_o and updated c2d_ready_o port names in Table 2.2. D-PHY Tx IP Core Signal Description. Updated t_SKEWCAL-INIT and t_SKEWCAL-PERIOD attribute Values and Default in Table 2.3. Attributes Table.
Timing Diagrams	Added Initial Skew Calibration for Data Rates Above 1.5 Gbps section.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Revision 1.3, November 2020

Section	Change Summary
Introduction	Updated Table 1.1. CSI-2/DSI DPHY Tx IP Core Quick Facts.
	Updated Lattice Implementation.
	Updated reference to the Lattice Radiant Software User Guide.
	Added support for periodic deskew calibration to the Features section.
Functional Description	 Added skewcal_period_en_i input port to Figure 2.1, Figure 2.2, Figure 2.3, and Figure 2.4.
	Updated Figure 2.6 and added contents to the Global Operation Module section.
	Added the skewcal_period_en_i signal under D-PHY Tx and updated axis_stready_o description in Table 2.2. D-PHY Tx IP Core Signal Description.
	Updated Table 2.3. Attributes Table.
	Added Transmitter attributes.
	Added TX Global Operation Timing Parameters attributes.
	Updated Clock attributes.
	 Removed 0x03 Bit[0] data from Table 2.4. Hard Configured D-PHY Tx Configuration Registers (MIPI Programmable Bits).
	Updated Table 2.7. D-PHY Tx Configuration Registers for Timing Parameters.
Timing Diagrams	Added the Enable Periodic Skew Calibration section.
	Removed Figure 3.6 and Figure 3.7.
	Added bullets to internal signals in AXI4-Stream Device Slave section.
Core Generation, Simulation, and Validation	Updated reference to the Lattice Radiant Software User Guide.
	Updated Figure 4.1. Configure Block of D-PHY Tx.
	Updated Figure 4.2. Check Generating Result.
References	Updated reference to the Lattice Radiant Software User Guide.

Revision 1.2, August 2020

Section	Change Summary
Introduction	Updated Table 1.1.
	• Updated the Hard MIPI D-PHY Tx IP Core Features and Soft MIPI D-PHY Tx IP Core Features sections.
Functional Description	General update to this section.
Signal Description	Updated Table 2.2. D-PHY Tx IP Core Signal Description.
Attribute Summary	Updated Table 2.3. Attributes Table.
Internal Registers	Removed this section.
Core Generation, Simulation, and Validation	Updated figures in procedures.
Ordering Part Number	Added part numbers.
Appendix A. Resource Utilization	Added this section.
Appendix B. Limitations	Added this section.

Revision 1.1, February 2020

Section	Change Summary
Introduction	Updated Table 1.1 to add LIFCL-17 as targeted device.
	Updated Hard MIPI D-PHY Tx IP Core Features and Soft MIPI D-PHY Tx IP Core Features sections.
Attributes Table	Updated Table 2.1. Attributes Table.



Revision 1.0, December 2019

Section	Change Summary
All	Initial release.



www.latticesemi.com