

MULTI-CHIP PACKAGE (MCP) MEMORY

1.8V 2G-BIT (16M-WORD x 8-BIT)
SLC NAND FLASH MEMORY
&
1.8V 1G-BIT (512K- WORD x 4 BANK x 32-BIT)
LOW POWER DDR (LPDDR) SDRAM



Table of Contents

1	GEI	NERAL DESCRIPTION	3
2	FE/	ATURES	3
3	BAL	LL CONFIGURATION	4
	3.1	130-Ball Description for W29N02GZ NAND Flash Memory	5
	3.2	130-Ball Description for W94AD2KK Low Power DDR SDRAM	
4	Bloc	ock Diagram	
5	Pac	ckage Specification	9
	5.1	VFBGA130 Ball (8x9mm^2, Ball pitch:0.65mm, Ø=0.30mm)	9
6	МС	P ORDERING INFORMATION	10
7	Rev	vision History	11
		Table of Table	
Τa	able 3-	-1 W29N02GZ VFBGA-130 Ball Description	5
		-2 W94AD2KK VFBGA-130 Ball Description	
Ta	able 7-	1 Revision History	11
		Table of Figure	
	_	3-1 W71NW20GD3DW, 130 Ball VFBGA Package (Top View, balls facing down)	
	_	I-1 W71NW20GD3DW MCP Flash & LPDDR SDRAM Block Diagram	
	-	i-1 130 Ball VFBGA 8x9mm Package	
ΗÍ	gure 6-	S-1 MCP Ordering Information	10

- 2 -



1 GENERAL DESCRIPTION

The W71NW series is a Multi-Chip Package (MCP) memory product family that consists of a 1.8V NAND Flash Memory device and a 1.8V Low Power SDRAM device in one convenient Thin VFBGA package.

W71NW20GD3DW consists of:

• W29N02GZ - 1.8V 2G-Bit x8-BIT NAND Flash Memory

W94AD2KK - 1.8V 1G-Bit x32-BIT Low Power DDR SDRAM
 130 Ball VFBGA - Dimension 8x9mm, ball pitch:0.65mm, Ø=0.30mm

2 FEATURES

W29N02GZ NAND Flash Memory

Basic Features

- Density: 2Gbit (Single chip solution)

Vcc: 1.7V to 1.95VBus width: x8

- Operating temperature

■ Industrial: -40°C to 85°C

• Single-Level Cell (SLC) technology.

Organization

- Density: 2G-bit/256M-byte

- Page size

2,112 bytes (2048 + 64 bytes)

- Block size

• 64 pages (128K + 4K bytes)

• Highest Performance

Read performance (Max.)

Random read: 25us

Sequential read cycle: 25ns

- Write Erase performance

Page program time: 250us(typ.)

Block erase time: 2ms(tvp.)

 Endurance 100,000 Erase/Program Cycles(2)

- 10-years data retention

Command set

- Standard NAND command set

Additional command support

Copy Back

Two-plane operation

- Contact Winbond for OTP feature

- Contact Winbond for block Lock feature

Lowest power consumption

Read: 25mA(typ.3V),T.B.D(typ.1.8V)

- Program/Erase: 10mA(typ.1.8V)

- CMOS standby: 10uA(typ.)

W94AD2KK Low Power DDR SDRAM

VDD = 1.7~1.95V

VDDQ = 1.7~1.95V;

Data width: x32

Clock rate: 200MHz (-5),166MHz (-6)

Standard Self Refresh Mode

Partial Array Self-Refresh(PASR)

 Auto Temperature Compensated Self-Refresh(ATCSR)

Power Down Mode

• Deep Power Down Mode (DPD Mode)

 Programmable output buffer driver strength

 Four internal banks for concurrent operation

Data mask (DM) for write data

Clock Stop capability during idle periods

Auto Pre-charge option for each burst access

Double data rate for data output

Differential clock inputs (CK and \overline{CK})

Bidirectional, data strobe (DQS)

CAS Latency: 2 and 3

Burst Length: 2, 4, 8 and 16

Burst Type: Sequential or Interleave

64 ms Refresh period

Interface: LVCMOS compatible

Support KGD(Known Good Die) form

Operating Temperature Range

o Industrial (-40°C ~ 85°C)

Note:


1. Endurance specification is based on 1bit/528 byte ECC (Error Correcting Code).

- 3 -



3 BALL CONFIGURATION

TOP VIEW



() LPDDR SDRAM () NAND Flash () Shared

Figure 3-1 W71NW20GD3DW, 130 Ball VFBGA Package (Top View, balls facing down)

Esses winbond sesses

3.1 130-Ball Description for W29N02GZ NAND Flash Memory

Ball NO.	BALL NAME	1/0	FUNCTION
B3	WP#	I	Write Protect
A7	WEn#	I	Write Enable
B4	ALE	I	Address Latch Enable
A4	CLE	I	Command Latch Enable
A6	CE#	I	Chip Enable
A3	RE#	I	Read Enable
В6	R/B#	I	Ready/#Busy
M1	IO0	I/O	Data Input Output 0
M2	IO1	I/O	Data Input Output 1
M3	IO2	I/O	Data Input Output 2
L5	IO3	I/O	Data Input Output 3
N7	IO4	I/O	Data Input Output 4
L6	IO5	I/O	Data Input Output 5
M6	IO6	I/O	Data Input Output 6
L8	IO7	I/O	Data Input Output 7
A5, M5	VCCn		Power Supply NAND
A9,B1,B5,G9,H1,L2,N6,N9	VSS		Ground NAND
L4	DNU1		Do Not Use
N1	DNU2		Do Not Use
Multiple	NC		No Connection

Table 3-1 W29N02GZ VFBGA-130 Ball Description

3.2 130-Ball Description for W94AD2KK Low Power DDR SDRAM

BALL NO.	BALL NAME	I/O	FUNCTION		
H2	CS0	I	Chip Select		
D3	CKE0	I	Clock Enable		
F8	CLK	I	Clock		
G8	CLK#	I	Clock Invert		
J1	WEd#	I	Write Enable		
G2	CAS#	I	Column Address Select		
F2	RAS#	I	Row Address Select		
H3	BA0	I	Bank Address		
J2	BA1	I	Bank Address		

Publication Release Date: September 07, 2016 - 5 - Revision 2.0

W71NW20GD3DW

Esses winbond

BALL NO.	BALL NAME	1/0	FUNCTION		
J4	A0	I	Address Input Signal		
K1	A1	I	Address Input Signal		
K2	A2	I	Address Input Signal		
K3	А3	I	Address Input Signal		
B2	A4	I	Address Input Signal		
C2	A5	I	Address Input Signal		
D1	A6	I	Address Input Signal		
C3	A7	I	Address Input Signal		
D2	A8	I	Address Input Signal		
C4	A9	I	Address Input Signal		
J3	A10	I	Address Input Signal		
E2	A11	Ι	Address Input Signal		
E1	A12	- 1	Address Input Signal		
L3	A13	- 1	Address Input Signal		
H8	DM0	- 1	Input Data Mask		
F6	DM1	I	Input Data Mask		
E8	DM2	I	Input Data Mask		
D7	DM3	- 1	Input Data Mask		
H7	DQS0	I/O	Data Strobe		
F5	DQS1	I/O	Data Strobe		
G7	DQS2	I/O	Data Strobe		
D5	DQS3	I/O	Data Strobe		
K4	DQ0	I/O	Data Inputs/Output		
K5	DQ1	I/O	Data Inputs/Output		
k6	DQ2	I/O	Data Inputs/Output		
K7	DQ3	I/O	Data Inputs/Output		
J8	DQ4	I/O	Data Inputs/Output		
K8	DQ5	I/O	Data Inputs/Output		
J7	DQ6	I/O	Data Inputs/Output		
J5	DQ7	I/O	Data Inputs/Output		
J6	DQ8	I/O	Data Inputs/Output		
F7	DQ9	I/O	Data Inputs/Output		
H6	DQ10	I/O	Data Inputs/Output		
H5	DQ11	I/O	Data Inputs/Output		
G6	DQ12	I/O	Data Inputs/Output		
G5	DQ13	I/O	Data Inputs/Output		

Publication Release Date: September 07, 2016 Revision 2.0

Esses winbond

BALL NO.	BALL NAME	I/O	FUNCTION
H4	DQ14	I/O	Data Inputs/Output
F3	DQ15	I/O	Data Inputs/Output
F4	DQ16	I/O	Data Inputs/Output
E4	DQ17	I/O	Data Inputs/Output
D4	DQ18	I/O	Data Inputs/Output
E 5	DQ19	I/O	Data Inputs/Output
G3	DQ20	I/O	Data Inputs/Output
G4	DQ21	I/O	Data Inputs/Output
D6	DQ22	I/O	Data Inputs/Output
E7	DQ23	I/O	Data Inputs/Output
E6	DQ24	I/O	Data Inputs/Output
C5	DQ25	I/O	Data Inputs/Output
D8	DQ26	I/O	Data Inputs/Output
C6	DQ27	I/O	Data Inputs/Output
C8	DQ28	I/O	Data Inputs/Output
C7	DQ29	I/O	Data Inputs/Output
B8	DQ30	I/O	Data Inputs/Output
B7	DQ31	I/O	Data Inputs/Output
A8,C1,G1,G10,L1,N8	VDDd		Power Supply
B9,C10,D9,E10,F9,H 10,J9,K9,L10,M9	VDDQd		I/O Power Supply
A9,B1,B5,G9,H1,L2, N6,N9	VSS		Ground
B10,C9,D10,E9,F10, H9,J10,K10,L9,M10	VSSQd		I/O Ground

Table 3-2 W94AD2KK VFBGA-130 Ball Description



4 Block Diagram




Figure 4-1 W71NW20GD3DW MCP Flash & LPDDR SDRAM Block Diagram



Package Specification

5.1 VFBGA130 Ball (8x9mm^2, Ball pitch:0.65mm, Ø=0.30mm)





Figure 5-1 130 Ball VFBGA 8x9mm Package



6 MCP ORDERING INFORMATION



- 10 -

Figure 6-1 MCP Ordering Information



7 Revision History

VERSION	DATE	PAGE	DESCRIPTION
А	02/09/2015		New Create Preliminary
В	06/08/2015	10	Temperature Range Correction Added Updated W29N02GW&Z Datasheet.
С	07/28/2015	9	Update POD
D	06/21/2016	4,5&7	Update package and table description
2.0	09/07/2016	NA	Removed Preliminary annotation from this and the attached documents.

Table 7-1 Revision History

Trademarks

Winbond and SpiFlash are trademarks of Winbond Electronics Corporation. All other marks are the property of their respective owner.

Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

- 11 -

Publication Release Date: September 07, 2016 Revision 2.0



1

W29N02GW/Z 2G-BIT 1.8V NAND FLASH MEMORY

Release Date: May 10th, 2016

Revision D



Table of Contents

GEN	ERAL DI	ESCRIPTION	7
FEAT	TURES		7
PIN D	DESCRIT	TPIONS	8
3.1	Chip E	Enable (#CE)	8
3.2	Write	Enable (#WE)	8
3.3	Read	Enable (#RE)	8
3.4	Addre	ess Latch Enable (ALE)	8
3.5	Comn	mand Latch Enable (CLE)	8
3.6		,	
3.7	-		
3.8	•	• • •	
MEM			
5.1	-	• ,	
5.2	-	• • • • • • • • • • • • • • • • • • • •	
DEVI			
8.1	READ	•	
	8.1.1		
	8.1.2	TWO PLANE READ (00h-00h-30h)	14
	8.1.3	· · · · · · · · · · · · · · · · · · ·	
	8.1.4	READ ID (90h)	17
	8.1.5	• • •	
	8.1.6	READ STATUS (70h)	20
	8.1.7	· ·	
	8.1.8	READ UNIQUE ID (EDh)	23
8.2	PROG	GRAM operation	24
	8.2.1	PAGE PROGRAM (80h-10h)	24
	8.2.2	SERIAL DATA INPUT (80h)	24
	8.2.3	RANDOM DATA INPUT (85h)	25
	8.2.4	TWO PLANE PAGE PROGRAM	25
8.3	COPY	Y BACK operation	27
	8.3.1	READ for COPY BACK (00h-35h)	27
	8.3.2	·	
	8.3.3		
	8.3.4	TWO PLANE PROGRAM for COPY BACK	28
8.4	BLOC	CK ERASE operation	32
	8.4.1	BLOCK ERASE (60h-D0h)	32
8.5	RESE	ET operation	34
	8.5.1	,	
8.6	FEAT	TURE OPERATION	35
	FEAT PIN E 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 BLOO MEM 5.1 5.2 MOD COM DEVI 8.1	FEATURES. PIN DESCRI 3.1 Chip 3.2 Write 3.3 Read 3.4 Addre 3.5 Comi 3.6 Write 3.7 Read 3.8 Input BLOCK DIAC MEMORY AF 5.1 Array 5.2 Array MODE SELE COMMAND DEVICE OPE 8.1 REAF 8.1.1 8.1.2 8.1.3 8.1.4 8.1.5 8.1.6 8.1.7 8.1.8 8.2 PRO 8.2.1 8.2.2 8.2.3 8.2.4 8.3 COP 8.3.1 8.3.2 8.3.3 8.3.4 8.4 BLOC 8.4.1 9.4.2 8.5 RESE	PIN DESCRITPIONS 3.1 Chip Enable (#CE) 3.2 Write Enable (#RE) 3.3 Read Enable (#RE) 3.4 Address Latch Enable (ALE) 3.5 Command Latch Enable (CLE) 3.6 Write Protect (#WP) 3.7 Ready/Busy (RY/#BY) 3.8 Input and Output (I/Ox) BLOCK DIAGRAM MEMORY ARRAY ORGANIZATION 5.1 Array Organization (x8) 5.2 Array Organization (x16) MODE SELECTION TABLE COMMAND TABLE DEVICE OPERATIONS 8.1 READ operation 8.1.1 PAGE READ (00h-30h) 8.1.2 TWO PLANE READ (00h-00h-30h) 8.1.3 RANDOM DATA OUTPUT (05h-E0h) 8.1.4 READ ID (90h) 8.1.5 READ PARAMETER PAGE (ECh) 8.1.6 READ STATUS ENHANCED (78h) 8.1.7 READ STATUS ENHANCED (78h) 8.1.8 READ UNIQUE ID (EDh) 8.2.1 PAGE PROGRAM (80h-10h) 8.2.2 SERIAL DATA INPUT (85h) 8.2.3 RANDOM DATA INPUT (85h) 8.2.4 TWO PLANE READ for COPY BACK (85h-10h) 8.3.1 READ for COPY BACK (00h-35h) 8.3.2 PROGRAM for COPY BACK (85h-10h) 8.3.3 TWO PLANE READ for COPY BACK (85h-10h) 8.3.1 READ OLANE READ for COPY BACK (85h-10h) 8.3.2 PROGRAM for COPY BACK (85h-10h) 8.3.3 TWO PLANE READ for COPY BACK (85h-10h) 8.3.4 TWO PLANE PROGRAM for COPY BACK (85h-10h) 8.4.4 BLOCK ERASE operation 8.4.1 BLOCK ERASE operation 8.5.1 RESET (FFh)

2

Release Date: May 10th, 2016

Esses winbond **Sess**

		8.6.1 GET FEATURES (EEh)	38
		8.6.2 SET FEATURES (EFh)	39
	8.7	ONE TIME PROGRAMMABLE (OTP) area	40
	8.8	WRITE PROTECT	41
	8.9	BLOCK LOCK	43
9.	ELEC	TRICAL CHARACTERISTICS	44
	9.1	Absolute Maximum Ratings (1.8V)	44
	9.2	Operating Ranges (1.8V)	44
	9.3	Device power-up timing	45
	9.4	DC Electrical Characteristics (1.8V)	46
	9.5	AC Measurement Conditions (1.8V)	47
	9.6	AC timing characteristics for Command, Address and Data Input (1.8V)	48
	9.7	AC timing characteristics for Operation (1.8V)	49
	9.8	Program and Erase Characteristics	50
10.	TIMIN	IG DIAGRAMS	51
11.	INVA	LID BLOCK MANAGEMENT	60
	11.1	Invalid blocks	60
	11.2	Initial invalid blocks	60
	11.3	Error in operation	61
	11.4	Addressing in program operation	62
12	RE\/I	SION HISTORY	63



List of Tables

Table 6-1 Addressing	
Table 6-2 Addressing	11
Table 7-1 Mode Selection	12
Table 8-1 Command Table	13
Table 9-1 Device ID and configuration codes for Address 00h	17
Table 9-2 ONFI identifying codes for Address 20h	17
Table 9-3 Parameter Page Output Value	20
Table 9-4 Status Register Bit Definition	2 ²
Table 9-5 Features	35
Table 9-6 Feature Address 80h	36
Table 9-7 Feature Address 81h	37
Table 10-1 Absolute Maximum Ratings	44
Table 10-2 Operating Ranges	44
Table 10-3 DC Electrical Characteristics	46
Table 10-4 AC Measurement Conditions	47
Table 10-5 AC timing characteristics for Command, Address and Data Input	48
Table 10-6 AC timing characteristics for Operation	49
Table 10-7 Program and Erase Characteristics	50
Table 12-1 Valid Block Number	
Table 12-2 Block failure	
Table 16-1 History Table	6.3



List of Figures

Figure 6-1 Array Organization	
Figure 6-2 Array Organization	11
Figure 9-1 Page Read Operations	14
Figure 9-2 Two Plane Read Page (00h-00h-30h) Operation	15
Figure 9-3 Random Data Output	
Figure 9-4 Two Plane Random Data Read (06h-E0h) Operation	16
Figure 9-5 Read ID	
Figure 9-6 Read Parameter Page	
Figure 9-7 Read Status Operation	20
Figure 9-8 Read Status Enhanced (78h) Operation	22
Figure 9-9 Read Unique ID	23
Figure 9-10 Page Program	24
Figure 9-11 Random Data Input	25
Figure 9-12 Two Plane Page Program	26
Figure 9-13 Program for copy back Operation	29
Figure 9-14 Copy Back Operation with Random Data Input	29
Figure 9-15 Two Plane Copy Back	30
Figure 9-16 Two Plane Copy Back with Random Data Input	30
Figure 9-17 Two Plane Program for copy back	31
Figure 9-18 Block Erase Operation	32
Figure 9-19 Two Plane Block Erase Operation	33
Figure 9-20 Reset Operation	34
Figure 9-21 Get Feature Operation	
Figure 9-22 Set Feature Operation	39
Figure 9-23 Erase Enable	41
Figure 9-24 Erase Disable	41
Figure 9-25 Program Enable	41
Figure 9-26 Program Disable	42
Figure 9-27 Program for Copy Back Enable	42
Figure 9-28 Program for Copy Back Disable	42
Figure 10-1 Power ON/OFF sequence	45
Figure 11-1 Command Latch Cycle	51
Figure 11-2 Address Latch Cycle	51
Figure 11-3 Data Latch Cycle	52
Figure 11-4 Serial Access Cycle after Read	52
Figure 11-5 Serial Access Cycle after Read (EDO)	53
Figure 11-6 Read Status Operation	53
Figure 11-7 Page Read Operation	54
Figure 11-8 #CE Don't Care Read Operation	54
Figure 11-9 Random Data Output Operation	55
Figure 11-10 Read ID	56
Figure 11-11 Page Program	
Figure 11-12 #CE Don't Care Page Program Operation	
Figure 11-13 Page Program with Random Data Input	58



1. GENERAL DESCRIPTION

The W29N02GW/Z (2G-bit) NAND Flash memory provides a storage solution for embedded systems with limited space, pins and power. It is ideal for code shadowing to RAM, solid state applications and storing media data such as, voice, video, text and photos. The device operates on a single 1.7V to 1.95V power supply with active current consumption as low as 13mA at 1.8V and 10uA for CMOS standby current.

The memory array totals 276,824,064bytes, and organized into 2,048 erasable blocks of 135,168 bytes (135,168 words). Each block consists of 64 programmable pages of 2,112-bytes (1056 words) each. Each page consists of 2,048-bytes (1024 words) for the main data storage area and 64-bytes (32words) for the spare data area (The spare area is typically used for error management functions).

The W29N02GW/Z supports the standard NAND flash memory interface using the multiplexed 8-bit (16-bit) bus to transfer data, addresses, and command instructions. The five control signals, CLE, ALE, #CE, #RE and #WE handle the bus interface protocol. Also, the device has two other signal pins, the #WP (Write Protect) and the RY/#BY (Ready/Busy) for monitoring the device status.

2. FEATURES

Basic Features

- Density: 2Gbit (Single chip solution)

Vcc: 1.7V to 1.95V
Bus width: x8 x16
Operating temperature
Industrial: -40°C to 85°C

• Single-Level Cell (SLC) technology.

Organization

- Density: 2G-bit/256M-byte

- Page size

2,112 bytes (2048 + 64 bytes)

■ 1,056 words (1024 + 32 words)

Block size

• 64 pages (128K + 4K bytes)

• 64 pages (64K + 2K words)

Highest Performance

- Read performance (Max.)

■ Random read: 25us

Sequential read cycle: 25ns

- Write Erase performance

Page program time: 250us(typ.)

Block erase time: 2ms(typ.)

 Endurance 100,000 Erase/Program Cycles(2)

- 10-years data retention

Command set

- Standard NAND command set
- Additional command support
- Copy Back
- Two-plane operation
- Contact Winbond for OTP feature
- Contact Winbond for block Lock feature

• Lowest power consumption

- Read: 25mA(typ.3V),T.B.D(typ.1.8V)

- Program/Erase: 10mA(typ.1.8V)

- CMOS standby: 10uA(typ.)

Space Efficient Packaging

- 63-ball VFBGA

 Contact Winbond for stacked packages/KGD

Note:

1. Endurance specification is based on 1bit/528 byte ECC (Error Correcting Code).

Release Date: May 10th, 2016 Revision D

7



3. PIN DESCRITPIONS

3.1 Chip Enable (#CE)

#CE pin enables and disables device operation. When #CE is high the device is disabled and the I/O pins are set to high impedance and enters into standby mode if not busy. When #CE is set low the device will be enabled, power consumption will increase to active levels and the device is ready for Read and Write operations.

3.2 Write Enable (#WE)

#WE pin enables the device to control write operations to input pins of the device. Such as, command instructions, addresses and data that are latched on the rising edge of #WE.

3.3 Read Enable (#RE)

#RE pin controls serial data output from the pre-loaded Data Register. Valid data is present on the I/O bus after the tREA period from the falling edge of #RE. Column addresses are incremented for each #RE pulse.

3.4 Address Latch Enable (ALE)

ALE pin controls address input to the address register of the device. When ALE is active high, addresses are latched via the I/O pins on the rising edge of #WE.

3.5 Command Latch Enable (CLE)

CLE pin controls command input to the command register of the device. When CLE is active high, commands are latched into the command register via I/O pins on the rising edge of #WE.

3.6 Write Protect (#WP)

#WP pin can be used to prevent the inadvertent program/erase to the device. When #WP pin is active low, all program/erase operations are disabled.

3.7 Ready/Busy (RY/#BY)

RY/#BY pin indicates the device status. When RY/#BY output is low, it indicates that the device is processing either a program, erase or read operations. When it returns to high, those operations have completed. RY/#BY pin is an open drain.

8

3.8 Input and Output (I/Ox)

I/Ox bi-directional pins are used for the following; command, address and data operations.

Release Date: May 10th, 2016

Revision D

Seles winbond seles

4. BLOCK DIAGRAM




Figure 5-1 NAND Flash Memory Block Diagram



5. MEMORY ARRAY ORGANIZATION

5.1 Array Organization (x8)




Figure 6-1 Array Organization

	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
1 st cycle	A7	A6	A5	A4	А3	A2	A1	A0
2 nd cycle	L	L	L	L	A11	A10	A9	A8
3 rd cycle	A19	A18	A17	A16	A15	A14	A13	A12
4 th cycle	A27	A26	A25	A24	A23	A22	A21	A20
5 th cycle	L	L	L	L	L	L	L	A28

Table 6-1 Addressing

Notes:

- 1. "L" indicates a low condition, which must be held during the address cycle to insure correct processing.
- 2. A0 to A11 during the 1st and 2nd cycles are column addresses. A12 to A28 during the 3rd, 4th and 5th cycles are row addresses.
- 3. A18 is plane address
- 4. The device ignores any additional address inputs that exceed the device's requirement.

ass winbond sees

5.2 Array Organization (x16)




Figure 6-2 Array Organization

	I/O[15:8]	1/07	1/06	1/05	I/O4	I/O3	I/O2	I/O1	1/00
1 st cycle	L	A7	A6	A5	A4	A3	A2	A1	A0
2 nd cycle	L	L	L	L	L	L	A10	A9	A8
3 rd cycle	L	A18	A17	A16	A15	A14	A13	A12	A11
4 th cycle	L	A26	A25	A24	A23	A22	A21	A20	A19
5 th cycle	L	L	L	L	L	L	L	L	A27

Table 6-2 Addressing

Notes:

- 1. "L" indicates a low condition, which must be held during the address cycle to insure correct processing.
- 2. A0 to A10 during the 1st and 2nd cycles are column addresses. A11 to A27 during the 3rd, 4th and 5th cycles are row addresses.
- 3. A17 is plane address
- 4. The device ignores any additional address inputs that exceed the device's requirement.



6. MODE SELECTION TABLE

MODE		CLE	ALE	#CE	#WE	#RE	#WP
Read	Command input	Н	L	L		Н	X
mode	Address input	L	Н	L		Н	Х
Program	Command input	Н	L	L		Н	Н
Erase mode	Address input	L	Н	L		Н	Н
Data input		L	L	L		Н	Н
Sequentia	Sequential Read and Data output		L	L	Н	7	Х
During read (busy)		Х	Х	X	Х	Н	X
During program (busy)		Х	Х	Х	Х	Х	Н
During erase (busy)		Х	Х	Х	Х	Х	Н
Write protect		Х	Х	Х	Х	Х	L
Standby		X	X	Н	Х	Х	0V/Vcc

Table 7-1 Mode Selection

Notes:

1. "H" indicates a HIGH input level, "L" indicates a LOW input level, and "X" indicates a Don't Care Level.

12

2. #WP should be biased to CMOS HIGH or LOW for standby.

Release Date: May 10th, 2016

Revision D



7. COMMAND TABLE

COMMAND	1 ST CYCLE	2 ND CYCLE	3 rd	4 th CYCLE	Acceptable during busy
PAGE READ	00h	30h			
READ for COPY BACK	00h	35h			
READ ID	90h				
READ STATUS	70h				Yes
RESET	FFh				Yes
PAGE PROGRAM	80h	10h			
PROGRAM for COPY BACK	85h	10h			
BLOCK ERASE	60h	D0h			
RANDOM DATA INPUT*1	85h				
RANDOM DATA OUTPUT*1	05h	E0h			
READ PARAMETER PAGE	ECh				
READ UNIQUE ID	EDh				
GET FEATURES	EEh				
SET FEATURES	EFh				
READ STATUS ENHANCED	78h				Yes
TWO PLANE READ PAGE	00h	00h	30h		
TWO PLANE READ FOR COPY BACK	00h	00h	35h		
TWO PLANE RANDOM DATA READ	06h	E0h			
TWO PLANE PROGRAM(TRADITIONAL)	80h	11h	81h	10h	
TWO PLANE PROGRAM(ONFI)	80h	11h	80h	10h	
TWO PLANE PROGRAM FOR COPY BACK(TRADITIONAL)	85h	11h	81h	10h	
TWO PLANE PROGRAM FOR COPY BACK(ONFI)	85h	11h	85h	10h	
TWO PLANE BLOCK ERASE(TRADITIONAL)	60h	60h	D0h		
TWO PLANE BLOCK ERASE(ONFI)	60h	D1h	60h	D0h	

Table 8-1 Command Table

Notes:

- 1. RANDOM DATA INPUT and RANDOM DATA OUTPUT command is only to be used within a page.
- 2. Any commands that are not in the above table are considered as undefined and are prohibited as inputs.
- 3. Do not cross plane address boundaries when using Copy Back Read and Program for copy back.

Release Date: May 10th, 2016 Revision D

13



8. DEVICE OPERATIONS

8.1 READ operation

8.1.1 PAGE READ (00h-30h)

When the device powers on, 00h command is latched to command register. Therefore, system only issues five address cycles and 30h command for initial read from the device. This operation can also be entered by writing 00h command to the command register, and then write five address cycles, followed by writing 30h command. After writing 30h command, the data is transferred from NAND array to Data Register during tR. Data transfer progress can be done by monitoring the status of the RY/#BY signal output. RY/#BY signal will be LOW during data transfer. Also, there is an alternate method by using the READ STATUS (70h) command. If the READ STATUS command is issued during read operation, the Read (00h) command must be re-issued to read out the data from Data Register. When the data transfer is complete, RY/#BY signal goes HIGH, and the data can be read from Data Register by toggling #RE. Read is sequential from initial column address to the end of the page. (See Figure 9-1)




Figure 9-1 Page Read Operations

8.1.2 TWO PLANE READ (00h-00h-30h)

TWO PLANE READ (00h-00h-30h) transfers two pages data from the NAND array to the data registers. Each page address have to be indicated different plane address.

To set the TWO PLANE READ mode, write the 00h command to the command register, and then write five address cycles for plane 0. Secondly, write the 00h command to the command register, and five address cycles for plane 1. Finally, the 30h command is issued. The first-plane and second-plane addresses must be identical for all of issued address except plane address.


After the 30h command is written, page data is transferred from both planes to their respective data registers in tR. RY/#BY goes LOW While these are transfered,. When the transfers are complete, RY/#BY goes HIGH. To read out the data, at first, system writes TWO PLANE RAMDOM DATA READ (06h-E0h) command to select a plane, next, repeatedly pulse #RE to read out the data from selected plane. To change the plane address, issues TWO PLANE RANDOM DATA READ (06h-E0h)


winbond

command to select the another plane address, then repeatedly pulse #RE to read out the data from the selected plane data register.

Alternatively, data transfers can be monitored by the READ STATUS (70h). When the transfers are complete, status register bit 6 is set to 1. To read data from the first of the two planes even when READ STATUS ENHANCED (78h) command is used, the system must issue the TWO PLANE RANDOM DATA READ (06h-E0h) command at first and pulse #RE repeatedly.

Write a TWO PLANE RANDOM DATA READ (06h-E0h) command to select the other plane ,after the data cycle is complete. pulse #RE repeatedly to output the data beginning at the specified column address. During TWO PLANE READ operation,the READ STATUS ENHANCED (78h) command is prohibited .








8.1.3 RANDOM DATA OUTPUT (05h-E0h)

The RANDOM DATA OUTPUT allows the selection of random column addresses to read out data from a single or multiple of addresses. The use of the RANDOM DATA OUTPUT command is available after the PAGE READ (00h-30h) sequence by writing the 05h command following by the two cycle column address and then the E0h command. Toggling #RE will output data sequentially. The RANDOM DATA OUTPUT command can be issued multiple times, but limited to the current loaded page.



8.1.3.1. TWO PLANE RANDOM DATA OUTPUT (06h-E0h)

TWO PLANE RANDOM DATA READ (06h-E0h) command can indicate to specified plane and column address on data register. This command is accepted by a device when it is ready.

Issuing 06h to the command register, two column address cycles, three row address cycles, E0h are followed, this enables data output mode on the address device's data register at the specified column address. After the E0h command, the host have to wait at least tWHR before requesting data output. The selected device is in data output mode until another valid command is issued.

The TWO PLANE RANDOM DATA READ (06h-E0h) command is used to select the data register to be enabled for data output. When the data output is complete on the selected plane, the command can be issued again to start data output on another plane.

If there is a need to update the column address without selecting a new data register, the RANDOM DATA READ (05h-E0h) command can be used instead.




Figure 9-4 Two Plane Random Data Read (06h-E0h) Operation



8.1.4 READ ID (90h)

READ ID command is comprised of two modes determined by the input address, device (00h) or ONFI (20h) identification information. To enter the READ ID mode, write 90h to the Command Register followed by a 00h address cycle, then toggle #RE for 5 single byte cycles, W29N02GW/Z. The pre-programmed code includes the Manufacturer ID, Device ID, and Product-Specific Information (see Table 9.1). If the READ ID command is followed by 20h address, the output code includes 4 single byte cycles of ONFI identifying information (See Table 9.2). The device remains in the READ ID Mode until the next valid command is issued.




Figure 9-5 Read ID

# of	1 st	2 nd	3 rd	4 th	5 th
Byte/Cycles	Byte/Cycle	Byte/Cycle	Byte/Cycle	Byte/Cycle	Byte/Cycle
W29N02GZ	EFh	AAh	90h	15h	04h
W29N02GW	EFh	BAh	90h	55h	04h
Description	MFR ID	Device ID	Cache Programming not Supported	Page Size:2KB Spare Area Size:64b BLK Size w/o Spare:128KB Organized:x8 or x16 Serial Access:25ns	

x16 device : the ID is outputted at word units, and defined lower-byte (IO0-7). ID table shows only lower-byte ID.

Table 9-1 Device ID and configuration codes for Address 00h

# of Byte/Cycles		1 st	2 nd	3 rd	4 th
		Byte/Cycle	Byte/Cycle	Byte/Cycle	Byte/Cycle
	Code	4Fh	4Eh	46h	49h

Table 9-2 ONFI identifying codes for Address 20h



8.1.5 READ PARAMETER PAGE (ECh)

READ PARAMETER PAGE can read out the device's parameter data structure, such as, manufacturer information, device organization, timing parameters, key features, and other pertinent device parameters. The data structure is stored with at least three copies in the device's parameter page. Figure 9-9 shows the READ PARAMETER PAGE timing. The RANDOM DATA OUTPUT (05h-E0h) command is supported during data output.




Figure 9-6 Read Parameter Page

Byte	Description		Value
0-3	Parameter page signature		4Fh, 4Eh, 46h, 49h
4-5	Revision numbe	r	02h, 00h
0.7	Features	W29N02GZ	18h,00h
6-7	supported	W29N02GW	19h,00h
8-9	Optional comma	nds supported	3Fh,00h
10-31	Reserved		00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,
32-43	Device manufacturer		57h, 49h, 4Eh, 42h, 4Fh, 4Eh, 44h, 20h, 20h, 20h, 20h, 20h
44.00	Device model W29N02GZ W29N02GW	W29N02GZ	57h,32h,39h,4Eh,30h,32h,47h,5Ah,20h,20h,20h,20h,20h,20h,20h,20h,20h,20
44-63		W29N02GW	57h,32h,39h,4Eh,30h,32h,47h,57h,20h,20h,20h,20h,20 h,20h,20h,20h,20h,20h,20h
64	Manufacturer ID		EFh
65-66	Date code		00h, 00h
67-79	Reserved		00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,
80-83	# of data bytes per page		00h, 08h, 00h, 00h

Esses winbond **Sess**

Byte	Description	Value		
84-85	# of spare bytes per page	40h, 00h		
86-89	# of data bytes per partial page	00h, 02h, 00h, 00h		
90-91	# of spare bytes per partial page	10h, 00h		
92-95	# of pages per block	40h, 00h, 00h, 00h		
96-99	# of blocks per unit	00h, 08h, 00h, 00h		
100	# of logical units	01h		
101	# of address cycles	23h		
102	# of bits per cell	01h		
103-104	Bad blocks maximum per unit	28h, 00h		
105-106	Block endurance	01h, 05h		
107	Guaranteed valid blocks at beginning of target	01h		
108-109	Block endurance for guaranteed valid blocks	00h, 00h		
110	# of programs per page	04h		
111	Partial programming attributes	00h		
112	# of ECC bits	01h		
113	# of interleaved address bits	01h		
114	Interleaved operation attributes	0Ch		
115-127	Reserved	00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,		
128	I/O pin capacitance	0Ah		
129-130	Timing mode support	1Fh, 00h		
131-132	Program cache timing	1Fh, 00h		
133-134	Maximum page program time	BCh, 02h		
135-136	Maximum block erase time	10h, 27h		
137-138	Maximum random read time	19h, 00h		
139-140	tCCS minimum	46h, 00h		
141-163	Reserved	00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,		
164-165	Vendor specific revision #	01h,00h		
166-253	Vendor specific	00h		
254-255	Integrity CRC	Set at shipment		
256-511	Value of bytes 0-255			

Release Date: May 10th, 2016 Revision D

19



Byte	Description	Value
512-767	Value of bytes 0-255	
>767	Additional redundant parameter pages	

x16 device : the ID is outputted at word units, and defined lower-byte (IO0-7). ID table shows only lower-byte ID.

Table 9-3 Parameter Page Output Value

8.1.6 READ STATUS (70h)

The W29N02GW/Z has an 8-bit Status Register which can be read during device operation. Refer to Table 9.3 for specific Status Register definitions. After writing 70h command to the Command Register, read cycles will only read from the Status Register. The status can be read from I/O[7:0] outputs, as long as #CE and #RE are LOW. Note; #RE does not need to be toggled for Status Register read. The Command Register remains in status read mode until another command is issued. To change to normal read mode, issue the PAGE READ (00h) command. After the PAGE READ command is issued, data output starts from the initial column address.




Figure 9-7 Read Status Operation



SR bit	Page Read	Page Program	Block Erase	Definition
I/O 0	Not Use	Pass/Fail	Pass/Fail	0=Successful Program/Erase 1=Error in Program/Erase
I/O 2	Not Use	Not Use	Not Use	0
I/O 3	Not Use	Not Use	Not Use	0
I/O 4	Not Use	Not Use	Not Use	0
I/O 5	Ready/Busy	Ready/Busy	Ready/Busy	Ready = 1 Busy = 0
I/O 6	Ready/Busy	Ready/Busy	Ready/Busy	Ready = 1 Busy = 0
1/0 7	Write Protect	Write Protect	Write Protect	Unprotected = 1 Protected = 0

Table 9-4 Status Register Bit Definition

8.1.7 READ STATUS ENHANCED (78h)

The READ STATUS ENHANCED (78h) command returns the status of the addressed plane on a target even when it is busy (SR BIT 6 = 0).

Writing 78h to the command register, followed by three row address cycles containing the page, plane and block addresses that is same as executed addresses, puts the device into read status mode. The device stays in this mode until another valid command is issued

The device status is returned when the host requests data output. The SR BIT 6 and SR bit 5 bits of the status register are shared for all planes on the device. The SR BIT 1 and SR BIT 0 (SR bit0) bits are specific to the plane specified in the row address.

The READ STATUS ENHANCED (78h) command also enables the device for data output. To begin data output following a READ operation after the device is ready (SR BIT 6 = 1), issue the READ MODE (00h) command, then begin data output. If the host needs to change the data register that will output data, use the TWO PLANE RANDOMDATA READ (06h-E0h) command after the device is ready.

Use of the READ STATUS ENHANCED (78h) command is prohibited when OTP mode is enabled. It is also prohibited following some of the other reset, identification.

21

Release Date: May 10th, 2016

Revision D

Esses winbond sesses




Figure 9-8 Read Status Enhanced (78h) Operation



8.1.8 READ UNIQUE ID (EDh)

The W29N02GW/Z NAND Flash device has a method to uniquely identify each NAND Flash device by using the READ UNIQUE ID command. The format of the ID is limitless, but the ID for every NAND Flash device manufactured, will be guaranteed to be unique.

Numerous NAND controllers typically use proprietary error correction code (ECC) schemes. In these cases Winbond cannot protect unique ID data with factory programmed ECC. However, to ensure data reliability, Winbond will program the NAND Flash devices with 16 bytes of unique ID code, starting at byte 0 on the page, immediately followed by 16 bytes of the complement of that unique ID. The combination of these two actions is then repeated 16 times. This means the final copy of the unique ID will resides at location byte 511. At this point an XOR or exclusive operation can be performed on the first copy of the unique ID and its complement. If the unique ID is good, the results should yield all the bits as 1s. In the event that any of the bits are 0 after the XOR operation, the procedure can be repeated on a subsequent copy of the unique ID data.




Figure 9-9 Read Unique ID



8.2 PROGRAM operation

8.2.1 PAGE PROGRAM (80h-10h)

The W29N02GW/Z Page Program command will program pages sequentially within a block, from the lower order page address to higher order page address. Programming pages out of sequence is prohibited. The W29N02GW/Z supports partial-page programming operations up to 4 times before an erase is required if partitioning a page. Note; programming a single bit more than once without first erasing it is not supported.

8.2.2 SERIAL DATA INPUT (80h)

Page Program operation starts with the execution of the Serial Data Input command (80h) to the Command Register, following next by inputting five address cycles and then the data is loaded. Serial data is loaded to Data Register with each #WE cycle. The Program command (10h) is written to the Command Register after the serial data input is finished. At this time the internal write state controller automatically executes the algorithms for program and verifies operations. Once the programming starts, determining the completion of the program process can be done by monitoring the RY/#BY output or the Status Register Bit 6, which will follow the RY/#BY signal. RY/#BY will stay LOW during the internal array programming operation during the period of (tPROG). During page program operation, only two commands are available, READ STATUS (70h) and RESET (FFh). When the device status goes to the ready state, Status Register Bit 0 (I/O0) indicates whether the program operation passed (Bit0=0) or failed (Bit0=1), (see Figure 9-13). The Command Register remains in read status mode until the next command is issued.




Figure 9-10 Page Program



8.2.3 RANDOM DATA INPUT (85h)

After the Page Program (80h) execution of the initial data has been loaded into the Data Register, if the need for additional writing of data is required, using the RANDOM DATA INPUT (85h) command can perform this function to a new column address prior to the Program (10h) command. The RANDOM DATA INPUT command can be issued multiple times in the same page (See Figure 9-14).




Figure 9-11 Random Data Input

8.2.4 TWO PLANE PAGE PROGRAM

TWO PLANE PAGE PROGRAM command make it possible for host to input data to the addressed plane's data register and queue the data register to be moved to the NAND Flash array.

This command can be issued several times. Each time a new plane address is specified that plane is also queued for data transfer. To input data for the final plane and to begin the program operation for all previously queued planes, the PAGE PROGRAM command has to be issued. All of the queued planes will move the data to the NAND Flash array. when it is ready (SR BIT 6 = 1),this command is accepted.

At the block and page address is specified, input a page to the data register and queue it to be moved to the NAND Flash array ,the 80h is issued to the command register. Unless this command has been preceded by a TWO PLANE PAGE PROGRAM command, issuing the 80h to the command register clears all of the data registers' contents on the selected target. Write five address cycles containing the column address and row address; data input cycles follow. Serial data is input beginning at the column address specified. At any time, while the data input cycle, the RANDOM DATA INPUT (85h) command can be issued. When data input is complete, write 11h to the command register. The device will go busy (SR BIT 6 = 0, SR BIT 5 = 0) for tDBSY.

To ascertain the progress of tDBSY, the host can monitor the target's RY/#BY signal or, the status operations (70h, 78h) can be used alternatively. When the device status shows that it is ready (SR BIT 6 = 1), additional TWO PLANE PAGE PROGRAM commands can be issued to queue additional planes for data transfer, then, the PAGE PROGRAM commands can be issued.

When the PAGE PROGRAM command is used as the final command of a two plane program operation, data is transferred from the data registers to the NAND Flash array for all of the addressed

winbond

planes during tPROG. When the device is ready (SR BIT 6 = 1, SR BIT 5 = 1), the host should check the status of the SR BIT 0 for each of the planes to verify that programming completed successfully.

When system issues TWO PLANE PAGE PROGRAM and PAGE PROGRAM commands, READ STATUS (70h) command can confirm whether the operation(s) passed or failed. If the status after READ STATUS (70h) command indicates an error (SR BIT 0 = 1 and/or SR BIT 1 = 1), READ STATUS ENHANCED (78h) command can be determined which plane is failed.

TWO PLANE PROGRAM commands require five-cycle addresses, one address indicates the operational plane. These addresses are subject to the following requirements:

- The column address bits must be valid address for each plane
- The plane select bit, A18, must be set to "L" for 1st address input, and set to "H" for 2nd address input.
- The page address (A17-A12) and block address (A28-A19) of first input are don't care. It follows secondary inputted page address and block address.

Two plane operations must be same type operation across the planes; for example, it is not possible to perform a PROGRAM operation on one plane with an ERASE operation on another.




Figure 9-12 Two Plane Page Program



8.3 COPY BACK operation

Copy Back operations require two command sets. Issue a READ for COPY BACK (00h-35h) command first, then the PROGRAM for COPY BACK (85h-10h) command. Copy back operations are only supported within a same plane.

8.3.1 READ for COPY BACK (00h-35h)

The READ for COPY BACK command is used together with the PROGRAM for COPY BACK (85h-10h) command. To start execution, READ for COPY BACK (00h) command is written to the Command Register, followed by the five cycles of the source page address. To start the transfer of the selected page data from the memory array to the data register, write the 35h command to the Command Register.

After execution of the READ for COPY BACK command sequence and RY/#BY returns to HIGH marking the completion of the operation, the transferred data from the source page into the Data Register may be read out by toggling #RE. Data is output sequentially from the column address that was originally specified with the READ for COPY BACK command. RANDOM DATA OUTPUT (05h-E0h) commands can be issued multiple times without any limitation after READ for COPY BACK command has been executed (see Figures 9-19 and 9-20).

At this point the device is in ready state to accept the PROGRAM for COPY BACK command.

8.3.2 PROGRAM for COPY BACK (85h-10h)

After the READ for COPY BACK command operation has been completed and RY/#BY goes HIGH, the PROGRAM for COPY BACK command can be written to the Command Register. The command results in the transfer of data to the Data Register, then internal operations start programming of the new destination page. The sequence would be, write 85h to the Command Register, followed by the five cycle destination page address to the NAND array. Next write the 10h command to the Command Register; this will signal the internal controller to automatically start to program the data to new destination page. During this programming time, RY/#BY will LOW. The READ STATUS command can be used instead of the RY/#BY signal to determine when the program is complete. When Status Register Bit 6 (I/O6) equals to "1", Status Register Bit 0 (I/O0) will indicate if the operation was successful or not.

The RANDOM DATA INPUT (85h) command can be used during the PROGRAM for COPY BACK command for modifying the original data. Once the data is copied into the Data Register using the READ for COPY BACK (00h-35h) command, follow by writing the RANDOM DATA INPUT (85h) command, along with the address of the data to be changed. The data to be changed is placed on the external data pins. This operation copies the data into the Data Register. Once the 10h command is written to the Command Register, the original data and the modified data are transferred to the Data Register, and programming of the new page commences. The RANDOM DATA INPUT command can be issued numerous times without limitation, as necessary before starting the programming sequence with 10h command.

Since COPY BACK operations do not use external memory and the data of source page might include a bit errors, a competent ECC scheme should be developed to check the data before programming data to a new destination page.



8.3.3 TWO PLANE READ for COPY BACK

To improve read through rate, TWO PLANE READ for COPY BACK operation is copied data concurrently from one or two plane to the specified data registers.

TWO PLANE PROGRAM for COPY BACK command can move the data in two pages from the data registers to different pages. This operation improves system performance than PROGRAM for COPY BACK operation.

8.3.4 TWO PLANE PROGRAM for COPY BACK

Function of TWO PLANE PROGRAM for COPY BACK command is equal to TWO-PLANE PAGE PROGRAM command, except that when 85h is written to the command register, then data register contents are not cleared. Refer to TWO-PLANE PAGE PROGRAM for more details features.

28

Release Date: May 10th, 2016

Revision D

winbond =




Figure 9-13 Program for copy back Operation




Figure 9-14 Copy Back Operation with Random Data Input

T




Figure 9-15 Two Plane Copy Back





Figure 9-16 Two Plane Copy Back with Random Data Input

winbond



Single plane copy back read can be used to two plane operation.




Figure 9-17 Two Plane Program for copy back



8.4 BLOCK ERASE operation

8.4.1 BLOCK ERASE (60h-D0h)

Erase operations happen at the architectural block unit. This W29N02GW/Z has 2048 erase blocks. Each block is organized into 64 pages (x8:2112 bytes/page, x16:1056 words/page), 132K bytes (x8:128K + 4K bytes, x16:64 K+ 2Kwords)/block. The BLOCK ERASE command operates on a block by block basis.

Erase Setup command (60h) is written to the Command Register. Next, the three cycle block address is written to the device. The page address bits are loaded during address block address cycle, but are ignored. The Erase Confirm command (D0h) is written to the Command Register at the rising edge of #WE, RY/#BY goes LOW and the internal controller automatically handles the block erase sequence of operation. RY/#BY goes LOW during Block Erase internal operations for a period of tBERS,

The READ STATUS (70h) command can be used for confirm block erase status. When Status Register Bit6 (I/O6) becomes to "1", block erase operation is finished. Status Register Bit0 (I/O0) will indicate a pass/fail condition (see Figure 9-24).




Figure 9-18 Block Erase Operation



9.4.2 TWO PLANE BLOCK ERASE

TWO PLANE BLOCK ERASE (60h-D1h) command indicates two blocks in the specified plane that is to be erased. To start ERASE operation for indicated blocks in the specified plane, write the BLOCK ERASE (60h-D0h) command.

To indicate a block to be erased, writing 60h to the command register, then, write three address cycles containing the row address, the page address is ignored. By writing D1h command to command register, the device will go busy (SR BIT 6 = 0, SR BIT 5 = 0) for tDBSY.

To confirm busy status during tDBSY, the host can monitor RY/#BY signal. Instead, system can use READ STATUS (70h) or READ STATUS ENHANCED (78h) commands. When the status shows ready (SR BIT 6 = 1, SR BIT 5 = 1), additional TWO PLANE BLOCK ERASE commands can be issued for erasing two blocks in a specified plane.

When system issues TWO PLANE BLOCK ERASE (60h-D1h), and BLOCK ERASE (60h-D0h) commands, READ STATUS (70h) command can confirm whether the operation(s) passed or failed. If the status after READ STATUS (70h) command indicates an error (SR BIT 0 = 1), READ STATUS ENHANCED (78h) command can be determined which plane is failed.

TWO PLANE BLOCK ERASE commands require three cycles of row addresses; one address indicates the operational plane. These addresses are subject to the following requirements:

- The plane select bit, A18, must be different for each issued address.
- Block address (A28-A19) of first input is don't care. It follows secondary inputted block address.

Two plane operations must be same type operation across the planes; for example, it is not possible to perform a PROGRAM operation on one plane with an ERASE operation on another.




Figure 9-19 Two Plane Block Erase Operation



8.5 RESET operation

8.5.1 **RESET (FFh)**

READ, PROGRAM, and ERASE commands can be aborted by the RESET (FFh) command during the time the W29N02GW/Z is in the busy state. The Reset operation puts the device into known status. The data that is processed in either the programming or erasing operations are no longer valid. This means the data can be partially programmed or erased and therefore data is invalid. The Command Register is cleared and is ready to accept next command. The Data Register contents are marked invalid.

The Status Register indicates a value of E0h when #WP is HIGH; otherwise a value of 60h is written when #WP is LOW. After RESET command is written to the command register, RY/#BY goes LOW for a period of tRST (see Figure 9-26).




Figure 9-20 Reset Operation



8.6 FEATURE OPERATION

The GET FEATURES (EEh) and SET FEATURES (EFh) commands are used to change the NAND Flash device behavior from the default power on settings. These commands use a one-byte feature address to determine which feature is to be read or modified. A range of 0 to 255 defines all features; each is described in the features table (see Table 9.5 thru 9.7). The GET FEATURES (EEh) command reads 4-Byte parameter in the features table (See GET FEATURES function). The SET FEATURES (EFh) command places the 4-Byte parameter in the features table (See SET FEATURES function).

When a feature is set, meaning it remains active by default until the device is powered off. The set feature remains the set even if a RESET (FFh) command is issued.

Feature address	Description
00h	N.A
02h-7Fh	Reserved
80h	Vendor specific parameter : Programmable I/O drive strength
81h	Vendor specific parameter : Programmable RY/#BY pull-down strength
82h-FFh	Reserved

Table 9-5 Features



Feature Address 80h: Programmable I/O Drive Strength

Sub feature parameter	Options	1/07	1/06	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Value	Notes
P1											
1/0	Full (default)			Reserv	red (0)			0	0	00h	1
drive strength	Three-quarters			Reserv	red (0)			0	1	01h	
	One-half		Reserved (0)				1	0	02h		
	One-quarter			Reserv	red (0)			1	1	03h	
P2											
				Reserv	red (0)					00h	
P3											
		Reserved (0)						00h			
P4											
			Reserved (0)				_		00h		

Table 9-6 Feature Address 80h

Note:

1. The default drive strength setting is Full strength. The Programmable I/O Drive Strength mode is used to change from the default I/O drive strength. Drive strength should be selected based on expected loading of the memory bus. This table shows the four supported output drive-strength settings. The device returns to the default drive strength mode when a power cycle has occurred. AC timing parameters may need to be relaxed if I/O drive strength is not set to full.



Feature Address 81h: Programmable RY/#BY Pull-down Strength

Sub feature parameter	Options	1/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	1/00	Value	Notes
P1											
RY/#BY	Full (default)			Reserv	ved (0)			0	0	00h	1
pull-down	Three-quarters			Reserv	ved (0)			0	1	01h	
strength	One-half		Reserved (0)				1	0	02h		
	One-quarter			Reser	/ed (0)			1	1	03h	
P2											
				Reser	/ed (0)					00h	
P3	•										
		Reserved (0)					00h				
P4											
			Reserved (0)						00h		

Table 9-7 Feature Address 81h

Note:

The default programmable RY/#BY pull-down strength is set to Full strength. The pull-down strength is used
to change the RY/#BY pull-down strength. RY/#BY pull-down strength should be selected based on expected
loading of RY/#BY. The four supported pull-down strength settings are shown. The device returns to the
default pull-down strength when a power cycle has occurred.



8.6.1 GET FEATURES (EEh)

The GET FEATURES command returns the device feature settings including those previously set by the SET FEATURES command. To use the Get Feature mode write the command (EEh) to the Command Register followed by the single cycle byte Feature Address. RY/#BY will goes LOW for the period of tFEAT. If Read Status (70h) command is issued for monitoring the process completion status, Read Command (00h) has to be executed to re-establish data output mode. Once, RY/#BY goes HIGH, the device feature settings can be read by toggling #RE. The device remains in Feature Mode until another valid command is issued to Command Register. See Figure 9-27.




Figure 9-21 Get Feature Operation



8.6.2 SET FEATURES (EFh)

The SET FEATURES command sets the behavior parameters by selecting a specified feature address. To change device behavioral parameters, execute Set Feature command by writing EFh to the Command Register, followed by the single cycle feature address. Each feature parameter (P1-P4) is latched at the rising edge of each #WE. The RY/#BY signal will go LOW during the period of tFEAT while the four feature parameters are stored. The Read Status (70h) command can be issued for monitoring the progress status of this operation. The parameters are stored in device until the device goes through a power on cycle. The device remains in feature mode until another valid command is issued to Command Register.




Figure 9-22 Set Feature Operation

W29N02GW/Z



8.7 ONE TIME PROGRAMMABLE (OTP) area

The device has One-Time Programmable (OTP) memory area comprised of a number of pages (2112 bytes/page) (1056words/page). This entire range of pages is functionally guaranteed. Only the OTP commands can access the OTP area. When the device ships from Winbond, the OTP area is in an erase state (all bits equal "1"). The OTP area cannot be erased, therefore protecting the area only prevent further programming. Contact to Winbond for using this feature.

Release Date: May 10th, 2016 Revision D

40



8.8 WRITE PROTECT

#WP pin can enable or disable program and erase commands preventing or allowing program and erase operations. Figure 9-29 to 9-34 shows the enabling or disabling timing with #WP setup time (tWW) that is from rising or falling edge of #WP to latch the first commands. After first command is latched, #WP pin must not toggle until the command operation is complete and the device is in the ready state. (Status Register Bit5 (I/O5) equal 1)




Figure 9-25 Program Enable

magaz winbond




Figure 9-26 Program Disable




Figure 9-27 Program for Copy Back Enable




Figure 9-28 Program for Copy Back Disable

W29N02GW/Z



8.9 BLOCK LOCK

The device has block lock feature that can protect the entire device or user can indicate a ranges of blocks from program and erase operations. Using this feature offers increased functionality and flexibility data protection to prevent unexpected program and erase operations. Contact to Winbond for using this feature.

Release Date: May 10th, 2016 Revision D

43



9. ELECTRICAL CHARACTERISTICS

9.1 Absolute Maximum Ratings (1.8V)

PARAMETERS	SYMBOL	CONDITIONS	RANGE	UNIT
Supply Voltage	VCC		-0.6 to +2.4	٧
Voltage Applied to Any Pin	VIN	Relative to Ground	-0.6 to +2.4	V
Storage Temperature	Tstg		-65 to +150	°C
Short circuit output current, I/Os			5	mA

Table 10-1 Absolute Maximum Ratings

Notes:

- 1. Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns.
- Maximum DC voltage on input/output pins is Vcc+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.
- 3. This device has been designed and tested for the specified operation ranges. Proper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may affect device reliability. Exposure beyond absolute maximum ratings may cause permanent damage.

9.2 Operating Ranges (1.8V)

PARAMETER SYMBO		CONDITIONS	SP	UNIT	
PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNIT
Supply Voltage	VCC		1.7	1.95	V
Ambient Temperature, Operating	ТА	Industrial	-40	+85	°C

Table 10-2 Operating Ranges



9.3 Device power-up timing

The device is designed to avoid unexpected program/erase operations during power transitions. When the device is powered on, an internal voltage detector disables all functions whenever Vcc is below about 1.1V at 1.8V device. Write Protect (#WP) pin provides hardware protection and is recommended to be kept at VIL during power up and power down. A recovery time of minimum 1ms is required before internal circuit gets ready for any command sequences (See Figure 10-1).




Figure 10-1 Power ON/OFF sequence



9.4 DC Electrical Characteristics (1.8V)

DADAMETED	CVMDOL	CONDITIONS		SPEC		LINUT
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
		tRC= tRC MIN				
Sequential Read current	lcc1	#CE=VIL	-	13	20	mA
		IOUT=0mA				
Program current	lcc2	-	-	10	20	mA
Erase current	Icc3	-	-	10	20	mA
Charadhar ar war (TTI)	lon4	#CE=VIH			4	mA
Standby current (TTL)	Standby current (TTL) ISB1		-	1	1	IIIA
Standby current (CMOS)	ISB2	#CE=Vcc - 0.2V		10	50	μA
Standby current (CMOS)	1562	#WP=0V/Vcc	-	10	30	μΛ
Input leakage current	ILI	VIN= 0 V to Vcc	-	-	±10	μA
Output leakage current	llo	VOUT=0V to Vcc	-	-	±10	μA
Input high voltage	ViH	I/O15~0, #CE,#WE,#RE, #WP,CLE,ALE	0.8 x Vcc	-	Vcc + 0.3	٧
Input low voltage	VIL	-	-0.3	-	0.2 x Vcc	٧
Output high voltage ⁽¹⁾	Voн	IOH=-100μA	Vcc -0.1	-		V
Output low voltage ⁽¹⁾	Vol	IoL=+100μA	-	-	0.1	V
Output low current	IOL(RY/#BY)	VoL=0.2V	3	4		mA

Table 10-3 DC Electrical Characteristics

Note:

1. VOH and VOL may need to be relaxed if I/O drive strength is not set to full.



9.5 AC Measurement Conditions (1.8V)

PARAMETER	SYMBOL	SF	UNIT	
PARAMETER	STIVIBUL	MIN	MAX	UNIT
Input Capacitance(1), (2)	CIN	-	10	pF
Input/Output Capacitance(1), (2)	Cio	- 10		pF
Input Rise and Fall Times	TR/TF	-	2.5	ns
Input Pulse Voltages	-	0 to VCC		\
Input/Output timing Voltage	-	Vcc/2		٧
Output load (1)	CL	1TTL GATE and CL=30pF		-

Table 10-4 AC Measurement Conditions

Notes:

- 1. Verified on device characterization, not 100% tested
- 2. Test conditions TA=25'C, f=1MHz, VIN=0V

Release Date: May 10th, 2016 Revision D

47



9.6 AC timing characteristics for Command, Address and Data Input (1.8V)

DADAMETED	CVMDOL	SP	EC	LINUT
PARAMETER	SYMBOL	MIN	MAX	UNIT
ALE to Data Loading Time	tADL	70	-	ns
ALE Hold Time	tALH	5	-	ns
ALE setup Time	tALS	10	-	ns
#CE Hold Time	tCH	5	-	ns
CLE Hold Time	tCLH	5	-	ns
CLE setup Time	tCLS	10	-	ns
#CE setup Time	tCS	20	-	ns
Data Hold Time	tDH	5	-	ns
Data setup Time	tDS	10	-	ns
Write Cycle Time	tWC	35	-	ns
#WE High Hold Time	tWH	10	-	ns
#WE Pulse Width	tWP	12	-	ns
#WP setup Time	tWW	100	-	ns

Table 10-5 AC timing characteristics for Command, Address and Data Input

Note:

1. tADL is the time from the #WE rising edge of final address cycle to the #WE rising edge of first data cycle.



9.7 AC timing characteristics for Operation (1.8V)

DADAMETED	OVMDOL	S	PEC	UNIT
PARAMETER	SYMBOL	MIN	MAX	UNII
ALE to #RE Delay	tAR	10	-	ns
#CE Access Time	tCEA	-	30	ns
#CE HIGH to Output High-Z ⁽¹⁾	tCHZ	-	50	ns
CLE to #RE Delay	tCLR	10	-	ns
#CE HIGH to Output Hold	tCOH	15	-	ns
Output High-Z to #RE LOW	tIR	0	-	ns
Data Transfer from Cell to Data Register	tR	-	25	μs
READ Cycle Time	tRC	35	-	ns
#RE Access Time	tREA	-	25	ns
#RE HIGH Hold Time	tREH	10	-	ns
#RE HIGH to Output Hold	tRHOH	15	-	ns
#RE HIGH to #WE LOW	tRHW	100	-	ns
#RE HIGH to Output High-Z ⁽¹⁾	tRHZ	-	100	ns
#RE LOW to output hold	tRLOH	3	-	ns
#RE Pulse Width	tRP	12	-	ns
Ready to #RE LOW	tRR	20	-	ns
Reset Time (READ/PROGRAM/ERASE)(2)	tRST	-	5/10/500	μs
#WE HIGH to Busy ⁽³⁾	tWB	-	100	ns
#WE HIGH to #RE LOW	tWHR	80	-	ns

Table 10-6 AC timing characteristics for Operation

Notes: AC characteristics may need to be relaxed if I/O drive strength is not set to "full."

- 1. Transition is measured ±200mV from steady-state voltage with load. This parameter is sampled and not 100 % tested
- 2. Do not issue new command during tWB, even if RY/#BY is ready.



9.8 Program and Erase Characteristics

DADAMETED	CVMDOL	SP	UNIT	
PARAMETER	SYMBOL	TYP	MAX	UNII
Number of partial page programs	NoP	-	4	cycles
Page Program time	tPROG	250	700	μs
Busy Time for SET FEATURES /GET FEATURES	tFEAT	-	1	μs
Busy Time for program/erase at locked block	tLBSY	-	3	μs
Busy Time for OTP program when OTP is protected	tOBSY	-	30	μs
Block Erase Time	tBERS	2	10	ms
Last Page Program time (1)	tLPROG	-	-	-
Busy Time for Two Plane page program and Two Plane Block Erase	tDBSY	0.5	1	μs

Table 10-7 Program and Erase Characteristics

Note:

1. tLPROG = Last Page program time (tPROG) + Last -1 Page program time (tPROG) - Last page Address, Command and Data load time.

Release Date: May 10th, 2016 Revision D

50



10. TIMING DIAGRAMS




Figure 11-1 Command Latch Cycle




Figure 11-2 Address Latch Cycle

TELES Winbond




Figure 11-3 Data Latch Cycle

Note:

1. Din Final = 2,111(x8)




Figure 11-4 Serial Access Cycle after Read

TERM Winbond




Figure 11-5 Serial Access Cycle after Read (EDO)




Figure 11-6 Read Status Operation

winbond see




Figure 11-7 Page Read Operation




Figure 11-8 #CE Don't Care Read Operation

Esses winbond




Figure 11-9 Random Data Output Operation

mass winbond




Figure 11-10 Read ID




Figure 11-11 Page Program

Table Winbond




Figure 11-12 #CE Don't Care Page Program Operation

winbond




Figure 11-13 Page Program with Random Data Input





Figure 11-14 Copy Back

Esses winbond sesses






Figure 11-16 Reset



11. INVALID BLOCK MANAGEMENT

11.1 Invalid blocks

The W29N02GW/Z may have initial invalid blocks when it ships from factory. Also, additional invalid blocks may develop during the use of the device. Nvb represents the minimum number of valid blocks in the total number of available blocks (See Table 12.1). An invalid block is defined as blocks that contain one or more bad bits. Block 0, block address 00h is guaranteed to be a valid block at the time of shipment.

Parameter	Symbol	Min	Max	Unit
Valid block number	Nvb	2008	2048	blocks

Table 12-1 Valid Block Number

11.2 Initial invalid blocks

Initial invalid blocks are defined as blocks that contain one or more invalid bits when shipped from factory.

Although the device contains initial invalid blocks, a valid block of the device is of the same quality and reliability as all valid blocks in the device with reference to AC and DC specifications. The W29N02GW/Z has internal circuits to isolate each block from other blocks and therefore, the invalid blocks will not affect the performance of the entire device.

Before the device is shipped from the factory, it will be erased and invalid blocks are marked. All initial invalid blocks are marked with non-FFh at the first byte of spare area on the 1st or 2nd page. The initial invalid block information cannot be recovered if inadvertently erased. Therefore, software should be created to initially check for invalid blocks by reading the marked locations before performing any program or erase operation, and create a table of initial invalid blocks as following flow chart

Selection Winbond




Figure 12-1 Flow chart of create initial invalid block table

11.3 Error in operation

Additional invalid blocks may develop in the device during its life cycle. Following the procedures herein is required to guarantee reliable data in the device.

After each program and erase operation, check the status read to determine if the operation failed. In case of failure, a block replacement should be done with a bad-block management algorithm. The system has to use a minimum 1-bit ECC per 528 bytes of data to ensure data recovery.

Operation	Detection and recommended procedure
Erase	Status read after erase → Block Replacement
Program	Status read after program → Block Replacement
Read	Verify ECC → ECC correction

Table 12-2 Block failure






Figure 12-2 Bad block Replacement

Note:

- 1. An error happens in the nth page of block A during program or erase operation.
- 2. Copy the data in block A to the same location of block B which is valid block.
- 3. Copy the nth page data of block A in the buffer memory to the nth page of block B
- 4. Creating or updating bad block table for preventing further program or erase to block A

11.4 Addressing in program operation

The pages within the block have to be programmed sequentially from LSB (least significant bit) page to the MSB (most significant bit) within the block. The LSB is defined as the start page to program, does not need to be page 0 in the block. Random page programming is prohibited.

Release Date: May 10th, 2016 Revision D



12. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION				
0.1	08/22/14		New Create as preliminary				
0.2	10/23/14	77	Update POD				
0.2	10/23/14	79	Correct Valid Part Numbers				
0.3	05/19/15		Remove Cache operation mode				
0.4	10/14/15	21	Update Read Parameter Page				
Α	10/15/15		Remove "Preliminary"				
В	02/01/16	21, 22, 47	Update Parameter Page Output Value Update Notes of Absolute Maximum Ratings				
С	03/28/16	8, 67, 69, 70	Add TSOP-48 package				
D	05/10/16	52, 53	Update AC timing characteristics				
	09/07/2016		Modified for MCP Combo Datasheet				

Table 16-1 History Table

Trademarks

Winbond is trademark of Winbond Electronics Corporation. All other marks are the property of their respective owner.

Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation where in personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners

Release Date: May 10th, 2016 Revision D



1. GENERAL DESCRIPTION

W94AD6KK / W94AD2KK is a high-speed Low Power double data rate synchronous dynamic random access memory (LPDDR SDRAM), An access to the LPDDR SDRAM is burst oriented. Consecutive memory location in one page can be accessed at a burst length of 2, 4, 8 and 16 when a bank and row is selected by an ACTIVE command. Column addresses are automatically generated by the LPDDR SDRAM internal counter in burst operation. Random column read is also possible by providing its address at each clock cycle. The multiple bank nature enables interleaving among internal banks to hide the pre-charging time. By setting programmable Mode Registers, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. The device supports special low power functions such as Partial Array Self Refresh (PASR) and Automatic Temperature Compensated Self Refresh (ATCSR).

- 1 -

2. FEATURES

- VDD = 1.7~1.95V
- VDDQ = 1.7~1.95V:
- Data width: x16 / x32
- Clock rate: 200MHz (-5),166MHz (-6)
- Standard Self Refresh Mode
- Partial Array Self-Refresh(PASR)
- Auto Temperature Compensated Self-Refresh(ATCSR)
- Power Down Mode
- Deep Power Down Mode (DPD Mode)
- Programmable output buffer driver strength
- Four internal banks for concurrent operation
- Data mask (DM) for write data
- Clock Stop capability during idle periods
- Auto Pre-charge option for each burst access
- Double data rate for data output

- Differential clock inputs (CK and CK)
- Bidirectional, data strobe (DQS)
- CAS Latency: 2 and 3
- Burst Length: 2, 4, 8 and 16
- Burst Type: Sequential or Interleave
- 64 ms Refresh period
- Interface: LVCMOS compatible
- Support KGD(Known Good Die) form
- Operating Temperature Range Mobile (-30°C ~ 85°C) Industrial (-40°C ~ 85°C)

Publication Release Date: July 01, 2013

Revision: A01-001



TABLE OF CONTENTS

1. GENERAL DESCRIPTION	1
2. FEATURES	
4. PIN DESCRIPTION	5
4.1 Signal Descriptions	5
4.2 Addressing Table	
5. BLOCK DIAGRAM	
5.1 Block Diagram	
6. FUNCTION DESCRIPTION	
6.1 Initialization	
6.1.1 Initialization Flow Diagram	
6.1.2 Initialization Waveform Sequence	
6.2 Mode Register Set Operation	
6.3 Mode Register Definition	
6.3.1. Burst Length	
6.3.2 Burst Definition	
6.3.3 Burst Type	
6.3.4 Read Latency	
6.4 Extended Mode Register Description	14
6.4.1 Extended Mode Register Definition	15
6.4.2 Partial Array Self Refresh	15
6.4.3 Automatic Temperature Compensated Self Refresh	
6.4.4 Output Drive Strength	
6.5 Status Register Read	15
6.5.1 SRR Register Definition	
6.5.2 Status Register Read Timing Diagram	
6.5.3 Temperature sensor output function (TQ function) and Refresh Rate	
6.6 Commands	
6.6.1 Basic Timing Parameters for Commands	
6.6.2 Truth Table - Commands	
6.6.3 Truth Table - DM Operations	
6.6.4 Truth Table - CKE	
6.6.6 Truth Table - Current State BANKn, Command to BANKm	
· · · · · · · · · · · · · · · · · · ·	
7. OPERATION	
7.1. Deselect	
7.2. No Operation	
7.2.1 NOP Command	
7.3 Mode Register Set Command	
7.3.1 Mode Register Set Command	
7.3.2 Wode Register Set Command Timing	25 25

Winbond 1Gb Mobile LPDDR

1	Gb	М	obi	le	LP	DE)F
---	----	---	-----	----	----	----	----

7.4.1 Active Command	25
7.4.2 Bank Activation Command Cycle	26
7.5. Read	26
7.5.1 Read Command	26
7.5.2 Basic Read Timing Parameters	27
7.5.3 Read Burst Showing CAS Latency	28
7.5.4 Read to Read	28
7.5.5 Consecutive Read Bursts	29
7.5.6 Non-Consecutive Read Bursts	29
7.5.7 Random Read Bursts	30
7.5.8 Read Burst Terminate	30
7.5.9 Read to Write	31
7.5.10 Read to Pre-charge	32
7.5.11 Burst Terminate of Read	33
7.6 Write	33
7.6.1 Write Command	33
7.6.2 Basic Write Timing Parameters	34
7.6.3 Write Burst (min. and max. tDQSS)	35
7.6.4 Write to Write	35
7.6.5 Concatenated Write Bursts	36
7.6.6 Non-Consecutive Write Bursts	
7.6.7 Random Write Cycles	
7.6.8 Write to Read	
7.6.9 Non-Interrupting Write to Read	
7.6.10 Interrupting Write to Read	38
7.6.11 Write to Precharge	
7.6.12 Non-Interrupting Write to Precharge	
7.6.13 Interrupting Write to Precharge	
7.7 Precharge	39
7.7.1 Precharge Command	39
7.8 Auto Precharge	40
7.9 Refresh Requirements	40
7.10 Auto Refresh	40
7.10.1 Auto Refresh Command	40
7.11 Self Referesh	41
7.11.1 Self Refresh Command	41
7.11.2 Auto Refresh Cycles Back-to-Back	42
7.11.3 Self Refresh Entry and Exit	42
7.12 Power Down	43
7.12.1 Power-Down Entry and Exit	43
7.13 Deep Power Down	44
7.13.1 Deep Power-Down Entry and Exit	44
7.14 Clock Stop	45
7.14.1 Clock Stop Mode Entry and Exit	
ELECTRICAL CHARACTERISTIC	46

8.



1Gb Mobile LPDDR

8.1 Absolute Maximum Ratings	46
8.2 Input/Output Capacitance	46
8.3 Electrical Characteristics and AC/DC Operating Conditions	47
8.3.1 Electrical Characteristics and AC/DC Operating Conditions	47
8.4 IDD Specification Parameters and Test Conditions	48
8.4.1 IDD Specification and Test Conditions (x16)	48
8.4.2 IDD Specification and Test Conditions (x32)	49
8.5 AC Timings	51
8.5.1 CAS Latency Definition (With CL=3)	54
8.5.2 Output Slew Rate Characteristics	55
8.5.3 AC Overshoot/Undershoot Specification	55
8.5.4 AC Overshoot and Undershoot Definition	55
9. REVISION HISTORY	56

Publication Release Date : July 01, 2013 Revision : A01-001

- 4 -



4. PIN DESCRIPTION

4.1 Signal Descriptions

SIGNAL NAME	TYPE	FUNCTION	DESCRIPTION
A [n : 0]	Input	Address	Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. The address inputs also provide the opcode during a MODE REGISTER SET command. A10 is used for Auto Pre-charge Select.
BA0, BA1	Input	Bank Select	Define to which bank an ACTIVE, READ, WRITE or PRECHARGE command is being applied.
DQ0~DQ15 (×16) DQ0~DQ31 (×32)	I/O	Data Input/ Output	Data bus: Input / Output.
CS	Input	Chip Select	CS enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS is registered HIGH. CS provides for external bank selection on systems with multiple banks. CS is considered part of the command code.
RAS	Input	Row Address Strobe	\overline{RAS} , \overline{CAS} and \overline{WE} (along with \overline{CS}) define the command being entered.
CAS	Input	Column Address Strobe	Referred to RAS
WE	Input	Write Enable	Referred to RAS
UDM / LDM(x16); DM0 to DM3 (x32)	Input	Input Mask	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading matches the DQ and DQS loading. x16: LDM: DQ0 - DQ7, UDM: DQ8 - DQ15 x32: DM0: DQ0 - DQ7, DM1: DQ8 - DQ15, DM2: DQ16 - DQ23, DM3: DQ24 - DQ31
CK/ CK	Input	Clock Inputs	CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$. Input and output data is referenced to the crossing of CK and $\overline{\text{CK}}$ (both directions of crossing). Internal clock signals are derived from CK/ $\overline{\text{CK}}$.
CKE	Input	Clock Enable	CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE, POWER DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank). CKE is synchronous for all functions except for SELF REFRESH EXIT, which is achieved asynchronously. Input buffers, excluding CK, \overline{CK} and CKE, are disabled during power down and self refresh mode which are contrived for low standby power consumption.

Publication Release Date : July 01, 2013 Revision : A01-001

- 5 -



SIGNAL NAME	TYPE	FUNCTION	DESCRIPTION
LDQS, UDQS (x16); DQS0~DQS3 (x32)	I/O	Data Strobe	Output with read data, input with write data. Edge-aligned with read data, centered with write data. Used to capture write data. x16: LDQS: DQ0~DQ7; UDQS: DQ8~DQ15. x32: DQS0: DQ0~DQ7; DQS1: DQ8~DQ15; DQS2: DQ16~DQ23; DQS3: DQ24~DQ31.
VDD	Supply	Power	Power supply for input buffers and internal circuit.
VSS	Supply	Ground	Ground for input buffers and internal circuit.
VDDQ	Supply	Power for I/O Buffer	Power supply separated from VDD, used for output drivers to improve noise.
VSSQ	Supply	Ground for I/O Buffer	Ground for output drivers.
TQ	Output	Temperature sensor output	Asynchronous, LVCMOS temperature output. Output logic-HIGH state when device temperature equals or exceeds 85°C. Output logic-LOW state when device temperature is less than 85°C. (Optional for KGD; default disable)
TPD	Input	Test Power Down	Asynchronous, LVCMOS Test Power Down for test purposes. TPD LOW is normal operation. Taking TPD HIGH asynchronously will place the die in deep power down mode. The assertion of TPD HIGH must meet all the initialization and sequencing of DPD mode. (Optional for KGD; default disable)
NC	-	No Connect	No internal electrical connection is present.

4.2 Addressing Table

	ITEM	1Gb				
١	Number of banks	4				
В	ank address pins	BA0	,BA1			
А	uto precharge pin	A10/AP				
	Row addresses	A0-	A13			
X16	Column addresses	A0-A9				
	tREFI(µs)	7.8				
	Туре	Full page	Reduced page			
	Row addresses	A0-A12	A0-A13			
x32	Column addresses	A0-A9 A0-A8				
	tREFI(µs)	7.8				

Publication Release Date: July 01, 2013 Revision: A01-001


- 6 -



1Gb Mobile LPDDR

5. BLOCK DIAGRAM

5.1 Block Diagram




Publication Release Date : July 01, 2013 Revision : A01-001

- 7 -



1Gb Mobile LPDDR

5.2 Simplified State Diagram



Publication Release Date : July 01, 2013 Revision : A01-001

- 8 -



6. FUNCTION DESCRIPTION

6.1 Initialization

LPDDR SDRAM must be powered up and initialized in a predefined manner. Operations procedures other than those specified may result in undefined operation. If there is any interruption to the device power, the initialization routine should be followed. The steps to be followed for device initialization are listed below.

The Mode Register and Extended Mode Register do not have default values. If they are not programmed during the initialization sequence, it may lead to unspecified operation. The clock stop feature is not available until the device has been properly initialized from Step 1 through 11.

- Step 1: Provide power, the device core power (VDD) and the device I/O power (VDDQ) must be brought up simultaneously to prevent device latch-up. Although not required, it is recommended that VDD and VDDQ are from the same power source. Also Assert and hold Clock Enable (CKE) to a LVCMOS logic high level
- Step 2: Once the system has established consistent device power and CKE is driven high, it is safe to apply stable clock.
- Step 3: There must be at least 200µs of valid clocks before any command may be given to the DRAM. During this time NOP or DESELECT commands must be issued on the command bus.
- Step 4: Issue a PRECHARGE ALL command.
- Step 5: Provide NOPs or DESELECT commands for at least tRP time.
- Step 6: Issue an AUTO REFRESH command followed by NOPs or DESELECT command for at least tRFC time. Issue the second AUTO REFRESH command followed by NOPs or DESELECT command for at least tRFC time. Note as part of the initialization sequence there must be two Auto Refresh commands issued. The typical flow is to issue them at Step 6, but they may also be issued between steps 10 and 11.
- Step 7: Using the MRS command, program the base mode register. Set the desired operation modes.
- Step 8: Provide NOPs or DESELECT commands for at least tMRD time.
- Step 9: Using the MRS command, program the extended mode register for the desired operating modes. Note the order of the base and extended mode register programmed is not important.

- 9 -

- Step 10: Provide NOP or DESELECT commands for at least tMRD time.
- Step 11: The DRAM has been properly initialized and is ready for any valid command.



6.1.1 Initialization Flow Diagram


1	VDD and VDDQ Ramp: CKE must be held high
2	Apply stable clocks
3	Wait at least 200us with NOP or DESELECT on command bus
4	PRECHARGE ALL
5	Assert NOP or DESELCT for tRP time
6	Issue two AUTO REFRESH commands each followed by NOP or DESELECT commands for tractime
7	Configure Mode Register
8	Assert NOP or DESELECT for tmRD time
9	Configure Extended Mode Register
10	Assert NOP or DESELECT for tmRD time
11	LPDDR SDRAM is ready for any valid command

Publication Release Date : July 01, 2013 Revision : A01-001

- 10 -



6.1.2 Initialization Waveform Sequence



6.2 Mode Register Set Operation

The Mode Register is used to define the specific mode of operation of the LPDDR SDRAM. This definition includes the definition of a burst length, a burst type, a CAS latency as shown in the following figure.

The Mode Register is programmed via the MODE REGISTER SET command (with BA0=0 and BA1=0) and will retain the stored information until it is reprogrammed, the device goes into Deep Power Down mode, or the device loses power.


Mode Register bits A0-A2 specify the burst length, A3 the type of burst (sequential or interleave), A4-A6 the CAS latency. A logic 0 should be programmed to all the undefined addresses bits to ensure future compatibility.

The Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time tMRD before initiating any subsequent operation. Violating either of these requirements will result in unspecified operation.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.



6.3 Mode Register Definition



Notes:

- 1. MSB depends on mobile DDR SDRAM density.
- 2. A logic 0 should be programmed to all unused / undefined bits to ensure future compatibility.

6.3.1. Burst Length

Read and write accesses to the LPDDR SDRAM are burst oriented, with the burst length and burst type being programmable.

The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within the block, meaning that the burst will wrap within the block if a boundary is reached.

The block is uniquely selected by A1-An when the burst length is set to two, by A2-An when the burst length is set to 4, by A3-An when the burst length is set to 8 (where An is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both read and write bursts.



6.3.2 Burst Definition

BURST LENGTH	STA		COLU RESS	MN	ORDER OF ACCESSES WITHIN A BURST (HEXADECIMAL NOTATION)				
LENGIR	А3	A2	A 1	A0	SEQUENTIAL	INTERLEAVED			
2				0	0 – 1	0 – 1			
2				1	1 – 0	1 – 0			
			0	0	0-1-2-3	0-1-2-3			
4	4		0	1	1-2-3-0	1-0-3-2			
4			1	0	2-3-0-1	2-3-0-1			
			1	1	3-0-1-2	3-2-1-0			
		0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7			
		0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6			
		0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5			
0		0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4			
8		1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3			
		1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2			
		1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1			
		1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0			
	0	0	0	0	0-1-2-3-4-5-6-7-8-9-A-B-C-D-E-F	0-1-2-3-4-5-6-7-8-9-A-B-C-D-E-F			
=	0	0	0	1	1-2-3-4-5-6-7-8-9-A-B-C-D-E-F-0	1-0-3-2-5-4-7-6-9-8-B-A-D-C-F-E			
	0	0	1	0	2-3-4-5-6-7-8-9-A-B-C-D-E-F-0-1	2-3-0-1-6-7-4-5-A-B-8-9-E-F-C-D			
	0	0	1	1	3-4-5-6-7-8-9-A-B-C-D-E-F-0-1-2	3-2-1-0-7-6-5-4-B-A-9-8-F-E-D-C			
	0	1	0	0	4-5-6-7-8-9-A-B-C-D-E-F-0-1-2-3	4-5-6-7-0-1-2-3-C-D-E-F-8-9-A-B			
=	0	1	0	1	5-6-7-8-9-A-B-C-D-E-F-0-1-2-3-4	5-4-7-6-1-0-3-2-D-C-F-E-9-8-B-A			
	0	1	1	0	6-7-8-9-A-B-C-D-E-F-0-1-2-3-4-5	6-7-4-5-2-3-0-1-E-F-C-D-A-B-8-9			
16	0	1	1	1	7-8-9-A-B-C-D-E-F-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0-F-E-D-C-B-A-9-8			
10	1	0	0	0	8-9-A-B-C-D-E-F-0-1-2-3-4-5-6-7	8-9-A-B-C-D-E-F-0-1-2-3-4-5-6-7			
	1	0	0	1	9-A-B-C-D-E-F-0-1-2-3-4-5-6-7-8	9-8-B-A-D-C-F-E-1-0-3-2-5-4-7-6			
	1	0	1	0	A-B-C-D-E-F-0-1-2-3-4-5-6-7-8-9	A-B-8-9-E-F-C-D-2-3-0-1-6-7-4-5			
	1	0	1	1	B-C-D-E-F-0-1-2-3-4-5-6-7-8-9-A	B-A-9-8-F-E-D-C-3-2-1-0-7-6-5-4			
Ī	1	1	0	0	C-D-E-F-0-1-2-3-4-5-6-7-8-9-A-B	C-D-E-F-8-9-A-B-4-5-6-7-0-1-2-3			
	1	1	0	1	D-E-F-0-1-2-3-4-5-6-7-8-9-A-B-C	D-C-F-E-9-8-B-A-5-4-7-6-1-0-3-2			
	1	1	1	0	E-F-0-1-2-3-4-5-6-7-8-9-A-B-C-D	E-F-C-D-A-B-8-9-6-7-4-5-2-3-0-1			
	1	1	1	1	F-0-1-2-3-4-5-6-7-8-9-A-B-C-D-E	F-E-D-C-B-A-9-8-7-6-5-4-3-2-1-0			

Publication Release Date : July 01, 2013 Revision : A01-001

- 13 -



Notes:

- 1. For a burst length of two, A1-An selects the two data element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2-An selects the four data element block; A0-A1 selects the first access within the block.
- 3. For a burst length of eight, A3-An selects the eight data element block; A0-A2 selects the first access within the block.
- 4. For the optional burst length of sixteen, A4-An selects the sixteen data element block; A0-A3 selects the first access within the block.
- 5. Whenever a boundary of the block is reached within a given sequence, the following access wraps within the block.
 - When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within the block, meaning that the burst will wrap within the block if a boundary is reached.
 - The block is uniquely selected by A1-An when the burst length is set to two, by A2-An when the burst length is set to 4, by A3-An when the burst length is set to 8 and A4-An when the burst length is set to 16(where An is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both read and write bursts.

6.3.3 Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in the previous table.

6.3.4 Read Latency

The READ latency is the delay between the registration of a READ command and the availability of the first piece of output data. The latency should be set to 2 or 3 clocks.

If a READ command is registered at a clock edge n and the latency is 3 clocks, the first data element will be valid at n + 2 tCK + tAC. If a READ command is registered at a clock edge n and the latency is 2 clocks, the first data element will be valid at n + tCK + tAC.

6.4 Extended Mode Register Description

The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional functions include output drive strength selection and Partial Array Self Refresh (PASR). PASR is effective in Self Refresh mode only.

The Extended Mode Register is programmed via the MODE REGISTER SET command (with BA1=1 and BA0=0) and will retain the stored information until it is reprogrammed, the device is put in Deep Power Down mode, or the device loses power.

The Extended Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time tMRD before initiating any subsequent operation. Violating either of these requirements will result in unspecified operation.

Address bits A0-A2 specify PASR, A5-A7 the Driver Strength. A logic 0 should be programmed to all the undefined addresses bits to ensure future compatibility.


Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

Publication Release Date : July 01, 2013 Revision : A01-001

- 14 -



6.4.1 Extended Mode Register Definition



- 1. MSB depends on LPDDR SDRAM density.
- 2. A logic 0 should be programmed to all unused / undefined bits to ensure future compatibility.

6.4.2 Partial Array Self Refresh

With partial array self refresh (PASR), the self refresh may be restricted to a variable portion of the total array. The whole array (default), 1/2 array, or 1/4 array could be selected. Data outside the defined area will be lost. Address bits A0 to A2 are used to set PASR.

6.4.3 Automatic Temperature Compensated Self Refresh

The device has an Automatic Temperature Compensated Self Refresh feature. It automatically adjusts the refresh rate based on the device temperature without any register update needed.

6.4.4 Output Drive Strength

The drive strength could be set to full, half, guarter, octant, and three-guarter strength via address bits A5, A6 and A7. The half drive strength option is intended for lighter loads or point-to-point environments.

6.5 Status Register Read

Status Register Read (SRR) is an optional feature in JEDEC, and it is implemented in this device. With SRR, a method is defined to read registers from the device. The encoding for an SRR command is the same as a MRS with BA[1:0]="01". The address pins (A[n:0]) encode which register is to be read. Currently only one register is defined at A[n:0]=0. The sequence to perform an SRR command is as follows:




- All reads/writes must be completed
- All banks must be closed
- MRS with BA=01 is issued (SRR)
- Wait tSRR
- Read issued to any bank/page
- CAS latency cycles later the device returns the registers data as it would a normal read
- The next command to the device can be issued tSRC after the Read command was issued.

The burst length for the SRR read is always fixed to length 2.

6.5.1 SRR Register Definition

Default: (A[n:0] = 0)




Publication Release Date: July 01, 2013

Revision: A01-001

- 16 -



6.5.2 Status Register Read Timing Diagram



- 17 -

Notes:

- 1.SRR can only be issued after power-up sequence is complete.
- 2.SRR can only be issued with all banks precharged.
- 3.SRR CL is unchanged from value in the mode register.
- 4.SRR BL is fixed at 2.
- 5.tSRR = 2 (min).
- 6.tSRC = CL + 1; (min time between read to next valid command)
- 7.No commands other than NOP and DES are allowed between the SRR and the READ.

Publication Release Date: July 01, 2013

Revision: A01-001



6.5.3 Temperature sensor output function (TQ function) and Refresh Rate

The LPDDR SDRAM device is built with a temperature sensor for sensing the operating temperature inside the device. The LPDDR SDRAM device is also built with temperature sensor output logic to drive the temperature sensor output signal (TQ pin).

The temperature sensor output logic is default disabled. The temperature sensor output logic is able to be enabled by fuse at chip probing test stage only. If the temperature sensor output logic is not enabled by fuse at chip probing test stage, the TQ pin output will be always staying at Hi-Z status.

If the temperature sensor output logic is enabled by fuse at chip probing test stage, during device initialization the TQ signal output will be invalid until tTQ after the first MRS command. Following tTQ, the TQ signal will output logic-HIGH when the device temperature is greater than, or equal to, 85°C, and logic-LOW when the device temperature is less than 85°C. There is no high-impedance state for this output signal. The TQ output signal activates even during clock stop, power down, and self refresh modes..


When TQ output is logic-HIGH, tREF will be shortened to 16ms. Additionally, AC parameters shall be de-rated to 20% and DC parameters shall not be guaranteed. Meanwhile, SRR[10:8] will reflect the updated status if refresh rate.

It is recommended that the customer who is interested with TQ function enabled should instruct Winbond to enable the TQ function by fuse at chip probing test stage when doing part ordering.

6.6 Commands

All commands (address and control signals) are registered on the positive edge of clock (crossing of CK going high and $\overline{\text{CK}}$ going low).

6.6.1 Basic Timing Parameters for Commands



Publication Release Date : July 01, 2013 Revision : A01-001

- 18 -



6.6.2 Truth Table - Commands

NAME (FUNCTION)	CS	RAS	CAS	WE	ВА	A10/AP	ADDR	NOTES
DESELECT (NOP)	Н	Х	Х	Χ	Х	Х	Х	2
NO OPERATION (NOP)	L	Н	Н	Н	Х	Х	Х	2
ACTIVE (Select Bank and activate row)	L	L	Н	Н	Valid	Row	Row	
READ (Select bank and column and start read burst)	L	Н	L	Н	Valid	L	Col	
READ with AP (Read Burst with Auto Precharge)	L	Н	L	Н	Valid	Н	Col	3
WRITE (Select bank and column and start write burst)	L	Н	L	L	Valid	L	Col	
WRITE with AP (Write Burst with Auto Precharge)	L	Н	L	L	Valid	Н	Col	3
BURST TERMINATE or enter DEEP POWER DOWN	L	Н	Н	L	Х	Х	Х	4, 5
PRECHARGE (Deactivate Row in selected bank)	L	L	Н	L	Valid	L	Х	6
PRECHARGE ALL (Deactivate rows in all banks)	L	L	Н	L	Х	Н	Х	6
AUTO REFRESH or enter SELF REFRESH	L	L	L	Н	Х	Х	Х	7, 8, 9
MODE REGISTER SET	L	L	L	L	Valid	Ор-с	ode	10

Notes:

- 1. All states and sequences not shown are illegal or reserved.
- 2. DESELECT and NOP are functionally interchangeable.
- 3. Auto precharge is non-persistent. A10 High enables Auto precharge, while A10 Low disables Auto precharge.
- 4. Burst Terminate applies to only Read bursts with Autoprecharge disabled. This command is undefined and should not be used for Read with Autoprecharge enabled, and for Write bursts.
- 5. This command is BURST TERMINATE if CKE is High and DEEP POWER DOWN entry if CKE is Low.
- 6. If A10 is low, bank address determines which bank is to be precharged. If A10 is high, all banks are precharged and BA0~BA1 are don't care.
- 7. This command is AUTO REFRESH if CKE is High and SELF REFRESH if CKE is low.
- 8. All address inputs and I/O are 'don't care' except for CKE. Internal refresh counters control bank and row addressing.
- 9. All banks must be precharged before issuing an AUTO-REFRESH or SELF REFRESH command.
- 10. BA0 and BA1 value select between MRS and EMRS.
- 11. CKE is HIGH for all commands shown except SELF REFRESH and DEEP POWER-DOWN.

Publication Release Date : July 01, 2013 Revision : A01-001

- 19 -



6.6.3 Truth Table - DM Operations

FUNCTION	DM	DQ	NOTES
Write Enable	L	Valid	1
Write Inhibit	Н	Х	1

Notes:Used to mask write data, provided coincident with the corresponding data.

6.6.4 Truth Table - CKE

CKEn-1	CKEn	CURRENT STATE	COMMANDn	ACTIONn	NOTES	
L	L	Power Down	X	Maintain Power Down		
L	L	Self Refresh	X	Maintain Self Refresh		
L	L	Deep Power Down	X	Maintain Deep Power Down		
L	Н	Power Down	NOP or DESELECT	Exit Power Down	5, 6, 9	
L	Н	Self Refresh	NOP or DESELECT	Exit Self Refresh	5, 7, 10	
L	Н	Deep Power Down	NOP or DESELECT	Exit Deep Power Down	5, 8	
Н	L	All Banks Idle	NOP or DESELECT	Precharge Power Down Entry	5	
Н	L	Bank(s) Active	NOP or DESELECT	Active Power Down Entry	5	
Н	L	All Banks Idle	AUTO REFRESH	Self Refresh Entry		
Н	L	All Banks Idle	BURST TERMINATE	Enter Deep Power Down		
Н	Н	See the other Truth Tables				

Notes:

- 1. CKEn is the logic state of CKE at clock edge n; CKEn-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of LPDDR immediately prior to clock edge n.
- 3. COMMANDn is the command registered at clock edge n, and ACTIONn is the result of COMMANDn.
- 4. All states and sequences not shown are illegal or reserved.
- 5. DESELECT and NOP are functionally interchangeable.
- 6. Power Down exit time (tXP) should elapse before a command other than NOP or DESELECT is issued.
- 7. SELF REFRESH exit time (tXSR) should elapse before a command other than NOP or DESELECT is issued.
- 8. The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Functional Description.
- 9. The clock must toggle at least once during the tXP period.
- 10. The clock must toggle at least once during the tXSR time.



6.6.5 Truth Table - Current State BANKn - Command to BANKn

CURRENT STATE	CS	RAS	CAS	WE	COMMAND	ACTION	NOTES
Λον	Н	Х	Х	Χ	DESELECT	NOP or Continue previous operation	
Any	L	Н	Н	Н	No Operation	NOP or Continue previous operation	
	L	L	Н	Н	ACTIVE	Select and activate row	
Idle	L	L	L	Н	AUTO REFRESH	Auto refresh	10
	L	L	L	L	MRS	Mode register set	10
	L	Н	L	Н	READ	Select column & start read burst	
Row Active	L	Н	L	L	WRITE	Select column & start write burst	
	L	L	Н	L	PRECHARGE	Deactivate row in bank (or banks)	4
	L	Н	L	Н	READ	Select column & start new read burst	5, 6
Road (Auto procharge	L	Н	L	L	WRITE	Select column & start write burst	5, 6, 13
Read (Auto precharge Disabled)	L	L	Н	L	PRECHARGE	Truncate read burst, start precharge	
,	L	Н	Н	L	BURST TERMINATE	Burst terminate	11
	L	Н	L	Н	READ	Select column & start read burst	5, 6, 12
Write (Auto precharge Disabled)	L	Н	L	L	WRITE	Select column & start new write burst	5, 6
	L	L	Н	L	PRECHARGE	Truncate write burst & start precharge	12

Notes:

- 1. The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Self Refresh or Power Down.
- 2. DESELECT and NOP are functionally interchangeable.
- 3. All states and sequences not shown are illegal or reserved.
- 4. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 5. A command other than NOP should not be issued to the same bank while a READ or WRITE burst with Auto Precharge is enabled.
- 6. The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
- 7. Current State Definitions:
 - Idle: The bank has been precharged, and tRP has been met.
 - Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.
 - Read: A READ burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
 - Write: A WRITE burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 8. The following states must not be interrupted by a command issued to the same bank. DESEDECT or NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and this table, and according to next table.
 - Precharging: Starts with the registration of a PRECHARGE command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
 - Row Activating: Starts with registration of an ACTIVE command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'row active' state.
 - Read with AP Enabled: Starts with the registration of the READ command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.
 - Write with AP Enabled: Starts with registration of a WRITE command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.
- 9. The following states must not be interrupted by any executable command; DESEDECT or NOP commands must be applied to each positive clock edge during these states.
 - Refreshing: Starts with registration of an AUTO REFRESH command and ends when tRFC is met. Once tRFC is met, the LPDDR will be in an 'all banks idle' state.



Accessing Mode Register: Starts with registration of a MODE REGISTER SET command and ends when tMRD has been met. Once tMRD is met, the LPDDR will be in an 'all banks idle' state.

Precharging All: Starts with the registration of a PRECHARGE ALL command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.

- 10. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 11. Not bank-specific. BURST TERMINATE affects the most recent READ burst, regardless of bank.
- 12. Requires appropriate DM masking.
- 13. A WRITE command may be applied after the completion of the READ burst; otherwise, a BURST TERMINATE must be used to end the READ prior to asserting a WRITE command.

6.6.6 Truth Table - Current State BANKn, Command to BANKm

CURRENT STATE	CS	RAS	CAS	WE	COMMAND	ACTION	NOTES
Δον	Н	Χ	Х	Х	DESELECT	NOP or Continue previous Operation	
Any	L	Н	Н	Н	NOP	NOP or Continue previous Operation	
Idle	Χ	Χ	Х	Х	ANY	Any command allowed to bank m	
	L	L	Н	Н	ACTIVE	Select and activate row	
Row Activating,	L	Н	L	Н	READ	Select column & start read burst	8
Active, or Precharging	L	Н	L	L	WRITE	Select column & start write burst	8
	L	L	Н	L	PRECHARGE	Precharge	
Read with Auto Precharge disabled	L	L	Н	Н	ACTIVE	Select and activate row	
	L	Н	L	Н	READ	Select column & start new read burst	8
	L	Н	L	L	WRITE	Select column & start write burst	8,10
	L	L	Н	L	PRECHARGE	Precharge	
	L	L	Н	Н	ACTIVE	Select and activate row	
Write with Auto	L	Н	L	Н	READ	Select column & start read burst	8, 9
Precharge disabled	L	Н	L	L	WRITE	Select column & start new write burst	8
	L	L	Н	L	PRECHARGE	Precharge	
	L	L	Н	Н	ACTIVE	Select and activate row	
Read with Auto Precharge	L	Н	L	Н	READ	Select column & start new read burst	5, 8
	L	Н	L	L	WRITE	Select column & start write burst	5, 8, 10
	L	L	Н	L	PRECHARGE	Precharge	
	L	L	Н	Н	ACTIVE	Select and activate row	
Write with Auto	L	Н	L	Н	READ	Select column & start read burst	5, 8
Precharge	L	Н	L	L	WRITE	Select column & start new write burst	5, 8
	L	L	Н	L	PRECHARGE	Precharge	

Publication Release Date : July 01, 2013 Revision : A01-001

- 22 -



Notes:

- 1. The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Self Refresh or Power Down.
- 2. DESELECT and NOP are functionally interchangeable.
- 3. All states and sequences not shown are illegal or reserved.
- 4. Current State Definitions:
 - Idle: The bank has been precharged, and tRP has been met.
 - Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.
 - Read: A READ burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 5. Read with AP enabled and Write with AP enabled: The read with Auto Precharge enabled or Write with Auto Precharge enabled states can be broken into two parts: the access period and the precharge period. For Read with AP, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible PRECHARGE command that still accesses all the data in the burst. For Write with Auto precharge, the precharge period begins when tWR ends, with tWR measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or tRP) begins. During the precharge period, of the Read with Auto Precharge enabled or Write with Auto Precharge enabled states, ACTIVE, PRECHARGE, READ, and WRITE commands to the other bank may be applied; during the access period, only ACTIVE and PRECHARGE commands to the other banks may be applied. In either case, all other related limitations apply (e.g. contention between READ data and WRITE data must be avoided).
- 6. AUTO REFRESH, SELF REFRESH, and MODE REGISTER SET commands may only be issued when all bank are idle.
- 7. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 8. READs or WRITEs listed in the Command column include READs and WRITEs with Auto Precharge enabled and READs and WRITEs with Auto Precharge disabled.
- 9. Requires appropriate DM masking.
- 10. A WRITE command may be applied after the completion of data output, otherwise a BURST TERMINATE command must be issued to end the READ prior to asserting a WRITE command.

7. OPERATION

7.1. Deselect

The DESELECT function ($\overline{\text{CS}}$ = high) prevents new commands from being executed by the LPDDR SDRAM. The LPDDR SDRAM is effectively deselected. Operations already in progress are not affected.

7.2. No Operation


The NO OPERATION (NOP) command is used to perform a NOP to a LPDDR SDRAM that is selected (CS=Low). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

Publication Release Date : July 01, 2013 Revision : A01-001

- 23 -




7.2.1 NOP Command



7.3 Mode Register Set

The Mode Register and the Extended Mode Register are loaded via the address inputs. The MODE REGISTER SET command can only be issued when all banks are idle and no bursts are in progress, and a subsequent executable command cannot be issued until tMRD is met.

7.3.1 Mode Register Set Command




Publication Release Date : July 01, 2013 Revision : A01-001

- 24 -



7.3.2 Mode Register Set Command Timing




7.4. Active

Before any READ or WRITE commands can be issued to a bank in the LPDDR SDRAM, a row in that bank must be opened. This is accomplished by the ACTIVE command: BA0 and BA1 select the bank, and the address inputs select the row to be activated. More than one bank can be active at any time.

Once a row is open, a READ or WRITE command could be issued to that row, subject to the tRCD specification.

A subsequent ACTIVE command to another row in the same bank can only be issued after the previous row has been closed. The minimum time interval between two successive ACTIVE commands on the same bank is defined by tRC.

7.4.1 Active Command




A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between two successive ACTIVE commands on different banks is defined by trrd.

The row remains active until a PRECHARGE command (or READ or WRITE command with Auto Precharge) is issued to the bank.

A PRECHARGE (or READ with Auto Precharge or Write with Auto Precharge) command must be issued before opening a different row in the same bank.




7.4.2 Bank Activation Command Cycle



7.5. Read

The READ command is used to initiate a burst read access to an active row, with a burst length as set in the Mode Register. BA0 and BA1 select the bank, and the address inputs select the starting column location. The value of A10 determines whether or not Auto Pre-charge is used. If Auto Pre-charge is selected, the row being accessed will be pre-charged at the end of the read burst; if Auto Pre-charge is not selected, the row will remain open for subsequent accesses.


7.5.1 Read Command



The basic Read timing parameters for DQs are shown in following figure; they apply to all Read operations.



7.5.2 Basic Read Timing Parameters




During Read bursts, DQS is driven by the LPDDR SDRAM along with the output data. The initial Low state of the DQS is known as the read preamble; the Low state coincident with last data-out element is known as the read post-amble. The first data-out element is edge aligned with the first rising edge of DQS and the successive data-out elements are edge aligned to successive edges of DQS. This is shown in following figure with a CAS latency of 2 and 3.

Upon completion of a read burst, assuming no other READ command has been initiated, the DQs will go to High-Z.



7.5.3 Read Burst Showing CAS Latency



7.5.4 Read to Read


Data from a read burst may be concatenated or truncated by a subsequent READ command. The first data from the new burst follows either the last element of a completed burst or the last desired element of a longer burst that is being truncated. The new READ command should be issued X cycles after the first READ command, where X equals the number of desired data-out element pairs (pairs are required by the 2n-prefetch architecture). This is shown in following figure.

Publication Release Date : July 01, 2013 Revision : A01-001

- 28 -




7.5.5 Consecutive Read Bursts



7.5.6 Non-Consecutive Read Bursts


A READ command can be initiated on any clock cycle following a previous READ command. Non-consecutive Reads are shown in following figure.






7.5.7 Random Read Bursts

Full-speed random read accesses within a page or pages can be performed as shown in following figure.



7.5.8 Read Burst Terminate


Data from any READ burst may be truncated with a BURST TERMINATE command, as shown in figure. The BURST TERMINATE latency is equal to the read (CAS) latency, i.e., the BURST TERMINATE command should be issued X cycles after the READ command where X equals the desired data-out element pairs.





7.5.9 Read to Write

Data from READ burst must be completed or truncated before a subsequent WRITE command can be issued. If truncation is necessary, the BURST TERMINATE command must be used, as shown in following figure for the case of nominal tDQSS



Publication Release Date : July 01, 2013 Revision : A01-001


- 31 -



7.5.10 Read to Pre-charge

A Read burst may be followed by or truncated with a PRECHARGE command to the same bank (provided Auto Precharge was not activated). The PRECHARGE command should be issued X cycles after the READ command, where X equal the number of desired data-out element pairs. This is shown in following figure. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until trp is met. Note that part of the row precharge time is hidden during the access of the last data-out elements.

In the case of a Read being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from Read burst with Auto Pre-charge enabled. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command. The advantage of the PRECHARGE command is that it can be used to truncate bursts.



5) Note that Precharge may not be issued before tRAS as after the ACTIVE command for applicable banks.

4) Precharge may be applied at (BL/2) tCK after the READ command.

6) The ACTIVE command may be applied if tRC has been met.

Publication Release Date: July 01, 2013

Revision: A01-001


- 32 -



7.5.11 Burst Terminate of Read

The BURST TERMINATE command is used to truncate read bursts (with Auto Pre-charge disabled). The most recently registered READ command prior to the BURST TERMINATE command will be truncated. Note that the BURST TERMINATE command is not bank specific.


This command should not be used to terminate write bursts.



7.6 Write

The WRITE command is used to initiate a burst write access to an active row, with a burst length as set in the Mode Register. BA0 and BA1 select the bank, and the address inputs select the starting column location. The value of A10 determines whether or not Auto Pre-charge is used. If Auto Pre-charge is selected, the row being accessed will be pre-charged at the end of the write burst; if Auto Pre-charge is not selected, the row will remain open for subsequent accesses.

7.6.1 Write Command



Publication Release Date : July 01, 2013 Revision : A01-001


- 33 -



7.6.2 Basic Write Timing Parameters

Basic Write timing parameters for DQs are shown in figure below; they apply to all Write operations.

Input data appearing on the data bus, is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered Low, the corresponding data will be written to the memory; if the DM signal is registered High, the corresponding data inputs will be ignored, and a write will not be executed to that byte / column location.



Publication Release Date : July 01, 2013 Revision : A01-001


- 34 -



7.6.3 Write Burst (min. and max. tDQSS)

During Write bursts, the first valid data-in element will be registered on the first rising edge of DQS following the WRITE command, and the subsequent data elements will be registered on successive edges of DQS. The Low state of DQS between the WRITE command and the first rising edge is called the write preamble, and the Low state on DQS following the last data-in element is called the write post-amble.

The time between the WRITE command and the first corresponding rising edge of DQS (tDQSS) is specified with a relatively wide range - from 75% to 125% of a clock cycle. Following figure shows the two extremes of tDQSS for a burst of 4, upon completion of a burst, assuming no other commands have been initiated, the DQs will remain high-Z and any additional input data will be ignored.



7.6.4 Write to Write


Data for any WRITE burst may be concatenated with or truncated with a subsequent WRITE command. In either case, a continuous flow of input data, can be maintained. The new WRITE command can be issued on any positive edge of the clock following the previous WRITE command.

The first data-in element from the new burst is applied after either the last element of a completed burst or the last desired data element of a longer burst which is being truncated. The new WRITE command should be issued X cycles after the first WRITE command, where X equals the number of desired data-in element pairs.




7.6.5 Concatenated Write Bursts

An example of concatenated write bursts is shown in figure below.



7.6.6 Non-Consecutive Write Bursts

An example of non-consecutive write bursts is shown in figure below.




- 36 -



7.6.7 Random Write Cycles

Full-speed random write accesses within a page or pages can be performed as shown in figure below.




7.6.8 Write to Read

Data for any Write burst may be followed by a subsequent READ command.

7.6.9 Non-Interrupting Write to Read

To follow a Write without truncating the write burst, tWTR should be met as shown in the figure below.




- 37 -



7.6.10 Interrupting Write to Read


Data for any Write burst may be truncated by a subsequent READ command as shown in the figure below. Note that the only data-in pairs that are registered prior to the tWTR period are written to the internal array, and any subsequent data-in must be masked with DM.



7.6.11 Write to Precharge

Data for any WRITE burst may be followed by a subsequent PRECHARGE command to the same bank (provided Auto Precharge was not activated). To follow a WRITE without truncating the WRITE burst, twn should be met as shown in the figure below.

7.6.12 Non-Interrupting Write to Precharge




- 38 -



7.6.13 Interrupting Write to Precharge

Data for any WRITE burst may be truncated by a subsequent PRECHARGE command as shown in figure below. Note that only data-in pairs that are registered prior to the twR period are written to the internal array, and any subsequent data-in should be masked with DM, as shown in figure. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met.




7.7 Precharge

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (tRP) after the PRECHARGE command is issued.

Input A10 determines whether one or all banks are to be precharged. In case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care".

Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE command being issued. A PRECHARGE command will be treated as a NOP if there is no open row in that bank, or if the previously open row is already in the process of precharging.

7.7.1 Precharge Command



Publication Release Date : July 01, 2013 Revision : A01-001

- 39 -



7.8 Auto Precharge

Auto Precharge is a feature which performs the same individual bank precharge function as described above, but without requiring an explicit command. This is accomplished by using A10 (A10 = High), to enable Auto Precharge in conjunction with a specific READ or WRITE command. A precharge of the bank / row that is addressed with the READ or WRITE command is automatically performed upon completion of the read or write burst. Auto Precharge is non persistent in that it is either enabled or disabled for each individual READ or WRITE command.

Auto Precharge ensures that a precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharing time (tRP) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type in the Operation section of this specification.

7.9 Refresh Requirements


LPDDR SDRAM devices require a refresh of all rows in any rolling 64ms interval. Each refresh is generated in one of two ways: by an explicit AUTO REFRESH command, or by an internally timed event in SELF REFRESH mode. Dividing the number of device rows into the rolling 64ms interval defines the average refresh interval (trefi), which is a guideline to controllers for distributed refresh timing.

7.10 Auto Refresh

AUTO REFRESH command is used during normal operation of the LPDDR SDRAM. This command is non persistent, so it must be issued each time a refresh is required.

The refresh addressing is generated by the internal refresh controller. The LPDDR SDRAM requires AUTO REFRESH commands at an average periodic interval of tREFI.

7.10.1 Auto Refresh Command



Publication Release Date : July 01, 2013 Revision : A01-001

- 40 -



7.11 Self Referesh

The SELF REFRESH command can be used to retain data in the LPDDR SDRAM, even if the rest of the system is powered down. When in the Self Refresh mode, the LPDDR SDRAM retains data without external clocking. The LPDDR SDRAM device has a built-in timer to accommodate Self Refresh operation. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is LOW. Input signals except CKE are "Don't Care" during Self Refresh. The user may halt the external clock one clock after the SELF REFRESH command is registered.


Once the command is registered, CKE must be held low to keep the device in Self Refresh mode. The clock is internally disabled during Self Refresh operation to save power. The minimum time that the device must remain in Self Refresh mode is tRFC.

The procedure for exiting Self Refresh requires a sequence of commands. First, the clock must be stable prior to CKE going back High. Once Self Refresh Exit is registered, a delay of at least txs must be satisfied before a valid command can be issued to the device to allow for completion of any internal refresh in progress.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh an extra AUTO REFRESH command is recommended.

In the Self Refresh mode, Partial Array Self Refresh (PASR) function is described in the Extended Mode Register section.

7.11.1 Self Refresh Command




Publication Release Date : July 01, 2013 Revision : A01-001


- 41 -



7.11.2 Auto Refresh Cycles Back-to-Back



7.11.3 Self Refresh Entry and Exit



Publication Release Date : July 01, 2013 Revision : A01-001

- 42 -



7.12 Power Down


Power-down is entered when CKE is registered Low (no accesses can be in progress). If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.

Entering power-down deactivates the input and output buffers, excluding CK, $\overline{\text{CK}}$ and CKE. In power-down mode, CKE Low must be maintained, and all other input signals are "Don't Care". The minimum power-down duration is specified by tCKE. However, power-down duration is limited by the refresh requirements of the device.

The power-down state is synchronously exited when CKE is registered High (along with a NOP or DESELECT command). A valid command may be applied txP after exit from power-down.

For Clock Stop during Power-Down mode, please refer to the Clock Stop subsection in this specification.

7.12.1 Power-Down Entry and Exit



Publication Release Date : July 01, 2013 Revision : A01-001

- 43 -




7.13 Deep Power Down

The Deep Power-Down (DPD) mode enables very low standby currents. All internal voltage generators inside the LPDDR SDRAM are stopped and all memory data is lost in this mode. All the information in the Mode Register and the Extended Mode Register is lost.

Deep Power-Down is entered using the BURST TERMINATE command except that CKE is registered Low. All banks must be in idle state with no activity on the data bus prior to entering the DPD mode. While in this state, CKE must be held in a constant Low state.

To exit the DPD mode, CKE is taken high after the clock is stable and NOP commands must be maintained for at least 200µs. After 200µs a complete re-initialization is required following steps 4 through 11 as defined for the initialization sequence.

7.13.1 Deep Power-Down Entry and Exit



Publication Release Date : July 01, 2013 Revision : A01-001

- 44 -



7.14 Clock Stop

Stopping a clock during idle periods is an effective method of reducing power consumption.

The LPDDR SDRAM supports clock stop under the following conditions:

- the last command (ACTIVE, READ, WRITE, PRECHARGE, AUTO REFRESH or MODE REGISTER SET) has executed to completion, including any data-out during read bursts; the number of clock pulses per access command depends on the device's AC timing parameters and the clock frequency;
- the related timing conditions (tRCD, tWR, tRP, tRFC, tMRD) has been met;
- CKE is held High


When all conditions have been met, the device is either in "idle state" or "row active state" and clock stop mode may be entered with CK held Low and \overline{CK} held High.

Clock stop mode is exited by restarting the clock. At least one NOP command has to be issued before the next access command may be applied. Additional clock pulses might be required depending on the system characteristics.

The following Figure shows clock stop mode entry and exit.

- Initially the device is in clock stop mode
- The clock is restarted with the rising edge of T0 and a NOP on the command inputs
- With T1 a valid access command is latched; this command is followed by NOP commands in order to allow for clock stop as soon as this access command is completed
- Tn is the last clock pulse required by the access command latched with T1
- The clock can be stopped after Tn

7.14.1 Clock Stop Mode Entry and Exit





8. ELECTRICAL CHARACTERISTIC

8.1 Absolute Maximum Ratings

PARAMETER	CVMDOL	1	LIMITO	
PARAMETER	SYMBOL		MAX	UNITS
Voltage on VDD relative to VSS	VDD	-0.5	2.3	V
Voltage on VDDQ relative to VSS	VDDQ	-0.5	2.3	V
Voltage on any pin relative to VSS	VIN, VOUT	-0.5	2.3	V
Storage Temperature	TSTG	-55	150	°C
Short Circuit Output Current	IOUT		±50	mA
Power Dissipation	PD		1.0	W

NOTE:

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

8.2 Input/Output Capacitance

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input capacitance, CK, CK	ССК	1.5	3.0	pF	
Input capacitance delta, CK, CK	CDCK		0.25	pF	
Input capacitance, all other input-only pins	CI	1.5	3.0	pF	
Input capacitance delta, all other input-only pins	CDI		0.5	pF	
Input/ output capacitance, DQ,DM,DQS	CIO	3.0	5.0	pF	3
Input/output capacitance delta, DQ, DM, DQS	CDIO		0.50	pF	3

Notes:

- 1. These values are guaranteed by design and are tested on a sample base only.
- 2. These capacitance values are for single monolithic devices only. Multiple die packages will have parallel capacitive loads.
- 3. Although DM is an input-only pin, the input capacitance of this pin must model the input capacitance of the DQ and DQS pins. This is required to match signal propagation times of DQ, DQS and DM in the system

Publication Release Date : July 01, 2013 Revision : A01-001

- 46 -



8.3 Electrical Characteristics and AC/DC Operating Conditions

All values are recommended operating conditions unless otherwise noted.

8.3.1 Electrical Characteristics and AC/DC Operating Conditions

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES			
Supply Voltage	VDD	1.70	1.95	V				
I/O Supply Voltage	VDDQ	1.70	1.95	V				
ADDRESS AND COMMAND INPUTS (A0~An, BA0,BA1,CKE, \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE})								
Input High Voltage	VIH	0.8*VDDQ	VDDQ + 0.3	V				
Input Low Voltage	VIL	-0.3	0.2*VDDQ	V				
CL	OCK INPUTS	CK, CK)						
DC Input Voltage	VIN	-0.3	VDDQ + 0.3	V				
DC Input Differential Voltage	VID (DC)	0.4*VDDQ	VDDQ + 0.6	V	2			
AC Input Differential Voltage	VID (AC)	0.6*VDDQ	VDDQ + 0.6	V	2			
AC Differential Crossing Voltage	VIX	0.4*VDDQ	0.6*VDDQ	V	3			
DAT	A INPUTS (OQ, DM, DQS)						
DC Input High Voltage	VIHD (DC)	0.7*VDDQ	VDDQ + 0.3	V				
DC Input Low Voltage	VILD (DC)	-0.3	0.3*VDDQ	V				
AC Input High Voltage	VIHD (AC)	0.8*VDDQ	VDDQ + 0.3	V				
AC Input Low Voltage	VILD (AC)	-0.3	0.2*VDDQ	V				
	Control OUT	PUT(TQ)						
Output High Voltage (IoH=-0.1mA)	VoH	0.9*VDDQ		V				
Output Low Voltage (IoL=+0.1mA)	VoL		0.1*VDDQ	V				
DATA OUTPUTS (DQ, DQS)								
DC Output High Voltage (IOH=-0.1mA)	VOH	0.9*VDDQ	-	V				
DC Output Low Voltage (IOL=0.1mA)	VOL	-	0.1*VDDQ	V				
Leakage Current								
Input Leakage Current	liL	-1	1	uA	4			
Output Leakage Current	loL	-5	5	uA	5			

Notes:

- 1. All voltages referenced to VSS and VSSQ must be same potential.
- 2. VID (DC) and VID (AC) are the magnitude of the difference between the input level on CK and $\overline{\text{CK}}$.
- 3. The value of VIX is expected to be 0.5*VDDQ and must track variations in the DC level of the same.
- 4. Any input 0V ≤ VIN ≤ VDD. All other pins are not tested under VIN=0V.
- 5. Any output $0V \le VOUT \le VDDQ$. DOUT is disabled.

Publication Release Date : July 01, 2013 Revision : A01-001

- 47 -



1Gb Mobile LPDDR

8.4 IDD Specification Parameters and Test Conditions

8.4.1 IDD Specification and Test Conditions (x16)

[Recommended Operating Conditions; Notes 1-4]

PARAMETER	SYMBOL	TEST CONDITION	- 5	- 6	UNIT
Operating one bank active- precharge current	IDD0	tRC = tRCmin; tCK = tCKmin; CKE is HIGH; \overline{CS} is HIGH between valid commands; address inputs are SWITCHING; data bus inputs are STABLE		60	mA
Precharge power-down standby current	IDD2P	all banks idle, CKE is LOW; $\overline{\text{CS}}$ is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE	0.6	0.6	mA
Precharge power-down standby current with clock stop	IDD2PS	all banks idle, CKE is LOW; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE	0.6	0.6	mA
Precharge non power-down standby current	IDD2N	all banks idle, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE	15	15	mA
Precharge non power-down standby current with clock stop	IDD2NS	all banks idle, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE		8	mA
Active power- down standby current	IDD3P	one bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, tCK = tCKmin;address and control inputs are SWITCHING; data bus inputs are STABLE		3.6	mA
Active power- down standby current with clock stop	IDD3PS	one bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE	3.6	3.6	mA
Active non power-down standby current	IDD3N	one bank active, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE	15	15	mA
Active non power-down standby current with clock stop	IDD3NS	one bank active, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE	8	8	mA
Operating burst read current	IDD4R	one bank active; BL = 4; CL = 3; tCK = tCKmin; continuous read bursts; IOUT = 0 mA; address inputs are SWITCHING; 50% data change each burst transfer		105	mA
Operating burst write current	IDD4W	one bank active; BL = 4; t CK = t CKmin; continuous write bursts; address inputs are SWITCHING; 50% data change each burst transfer		105	mA
Auto-Refresh Current	IDD5	tRC = tRFCmin; tCK = tCKmin; burst refresh; CKE is HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE		95	mA
Deep Power- Down current	IDD8(4)	Address and control inputs are STABLE; data bus inputs are STABLE	10	10	uA

Publication Release Date : July 01, 2013 Revision : A01-001

- 48 -



1Gb Mobile LPDDR

8.4.2 IDD Specification and Test Conditions (x32) [Recommended Operating Conditions; Notes 1-4]

PARAMETER	SYMBOL	TEST CONDITION	- 5	- 6	UNIT
Operating one bank active-precharge current	IDD0	tRC = tRCmin; tCK = tCKmin; CKE is HIGH; \overline{CS} is HIGH between valid commands; address inputs are SWITCHING; data bus inputs are STABLE		60	mA
Precharge power-down standby current	IDD2P	all banks idle, CKE is LOW; $\overline{\text{CS}}$ is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE		0.6	mA
Precharge power-down standby current with clock stop	IDD2PS	all banks idle, CKE is LOW; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE		0.6	mA
Precharge non power-down standby current	IDD2N	all banks idle, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE		15	mA
Precharge non power-down standby current with clock stop	IDD2NS	all banks idle, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE	8	8	mA
Active power- down standby current	IDD3P	one bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE	3.6	3.6	mA
Active power- down standby current with clock stop	IDD3PS	one bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE	3.6	3.6	mA
Active non power-down standby current	IDD3N	one bank active, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE	15	15	mA
Active non power-down standby current with clock stop	IDD3NS	one bank active, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE	8	8	mA
Operating burst read current	IDD4R	one bank active; BL = 4; CL = 3; tCK = tCKmin; continuous read bursts; IOUT = 0 mA; address inputs are SWITCHING; 50% data change each burst transfer		105	mA
Operating burst write current	IDD4W	one bank active; BL = 4; t CK = t CKmin; continuous write bursts; address inputs are SWITCHING; 50% data change each burst transfer		105	mA
Auto-Refresh Current	IDD5	tRC = tRFCmin; tCK = tCKmin; burst refresh; CKE is HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE	95	95	mA
Deep Power- Down current	IDD8(4)	Address and control inputs are STABLE; data bus inputs are STABLE	10	10	uA

Publication Release Date : July 01, 2013 Revision : A01-001

- 49 -



Notes:

- 1. IDD specifications are tested after the device is properly initialized.
- 2. Input slew rate is 1V/ns.
- 3. Definitions for IDD:

LOW is defined as VIN ≤ 0.1 * VDDQ;

HIGH is defined as VIN ≥ 0.9 * VDDQ;

STABLE is defined as inputs stable at a HIGH or LOW level;

SWITCHING is defined as:

- Address and command: inputs changing between HIGH and LOW once per two clock cycles;
- Data bus inputs: DQ changing between HIGH and LOW once per clock cycle; DM and DQS are STABLE.
- 4. IDD8 is a typical value at 25°C.

IDD6 Conditions:

		CKE is LOW; CK = LOW, \overline{CK} =	PASR Range	45°C	85°C	Units	
Self Refresh	IDD6	HIGH; Extended Mode Register set to	HIGH; Extended Mode Register set to	Full Array	750	1300	
Current	סטטו	all 0's; address and control inputs are STABLE; data bus inputs are STABLE		600	1050	uA	
			1/4 Array	500	900		

٠

Publication Release Date : July 01, 2013 Revision : A01-001

- 50 -



8.5 AC Timings

[Recommended Operating Conditions: Notes 1-9]

PARAMETER		OVIED O		5		- 6		NOTES	
		SYMBOL	MIN	MAX	MIN	MAX	UNIT	NOTES	
DQ output access time	CL=3		2.0	5.0	2.0	5.0			
from CK/ \overline{CK}	CL=2	tAC	2.0	6.5	2.0	6.5	ns		
DQS output access time from	CL=3		2.0	5.0	2.0	5.0			
CK	CL=2	tDQSCK	2.0	6.5	2.0	6.5	ns		
Clock high-level width		tCH	0.45	0.55	0.45	0.55	tCK		
Clock low-level width		tCL	0.45	0.55	0.45	0.55	tCK		
Clock half period		tHP	Min (tCL, tCH)		Min (tCL, tCH)		ns	10,11	
Clock cycle time	CL=3	tCK	5		6		ns	12	
Clock cycle time	CL=2	ick	12		12		ns	12	
DQ and DM input setup	fast	+DC	0.48		0.6		ns	13,14,15	
time	slow	tDS	0.58		0.7		ns	13,14,16	
	fast	tDH	0.48		0.6		ns	13,14,1	
DQ and DM input hold time	slow		0.58		0.7		ns	13,14,10	
DQ and DM input pulse width		tDIPW	1.4		1.6		ns	17	
Address and control input setup time	fast	tIS	0.9		1.1		ns	15,18	
	slow		1.1		1.3		ns	16,18	
Address and control input	fast	tlH	0.9		1.1		ns	15,18	
hold time	slow	l III	1.1		1.3		ns	16,18	
Address and control input pul	se width	tIPW	2.3		2.6		ns	17	
DQ & DQS low-impedance tir CK/ \overline{CK}	me from	tLZ	1.0		1.0		ns	19	
DQ & DQS high-impedance	CL=3	tHZ		5.0		5.0	200	10	
time from CK/ CK	CL=2	וחב		6.5		6.5	ns	19	
DQS-DQ skew		tDQSQ		0.4		0.5	ns	20	
DQ/DQS output hold time from DQS		tQH	tHP- tQHS		tHP- tQHS		ns	11	
Data hold skew factor		tQHS		0.5		065	ns	11	
Write command to 1st DQS latching transition		tDQSS	0.75	1.25	0.75	1.25	tCK		
DQS input high-level width		tDQSH	0.4	0.6	0.4	0.6	tCK		
DQS input low-level width		tDQSL	0.4	0.6	0.4	0.6	tCK		
DQS falling edge to CK setup	time	tDSS	0.2		0.2		tCK		
DQS falling edge hold time from	om CK	tDSH	0.2		0.2		tCK		

Publication Release Date : July 01, 2013 Revision : A01-001

- 51 -

Esses winbond

1Gb Mobile LPDDR

		1	ı		ı		,o	DIIE LP
DADAMETED		SYMBOL	-	5		- 6	UNIT	NOTES
PARAMEI	PARAMETER		MIN	MAX	MIN	MAX	UNII	NOTES
MODE REGISTER SET period	command	tMRD	2		2		tCK	
Write preamble setup tir	ne	tWPRES	0		0		ns	21
Write postamble		tWPST	0.4	0.6	0.4	0.6	tCK	22
Write preamble		tWPRE	0.25		0.25		tCK	
	CL = 3		0.9	1.1	0.9	1.1	tCK	23
Read preamble	CL = 2	tRPRE	0.5	1.1	0.5	1.1	tCK	23
Read postamble	1	tRPST	0.4	0.6	0.4	0.6	tCK	
ACTIVE to PRECHARG period	E command	tRAS	40	70,000	42	70,000	ns	
ACTIVE to ACTIVE command period		tRC	tRAS+ tRP		tRAS+ tRP		ns	
AUTO REFRESH to ACTIVE/AUTO REFRESH command period		tRFC	72		72		ns	
ACTIVE to READ or WRITE delay		tRCD	15		18		ns	
PRECHARGE command period		tRP	3		3		tCK	
ACTIVE bank A to ACTI delay	VE bank B	tRRD	10		12		ns	
WRITE recovery time		tWR	15		15		ns	24
Auto precharge write rec	covery +	tDAL	-		-		tCK	25
Internal write to Read co	mmand delay	tWTR	1		1		tCK	
Self Refresh exit to next delay	valid command	tXSR	120		120		ns	26
Exit power down to next delay	valid command	tXP	2		1		tCK	27
CKE min. pulse width (high and low pulse width)		tCKE	1		1		tCK	
Refresh Period		tREF		64		64	ms	
Average periodic refresh interval		tREFI		7.8		7.8	μs	28,29
MRS for SRR to READ		tSRR	2		2		tCK	
READ of SRR to next va	alid command	tSRC	CL+1		CL+1		tCK	
Internal temperature s valid temperature out		tTQ	2		2		ms	


Publication Release Date : July 01, 2013 Revision : A01-001

- 52 -



Notes:

- 1. All voltages referenced to VSS.
- 2. All parameters assume proper device initialization.
- 3. Tests for AC timing may be conducted at nominal supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage and temperature range specified.
- 4. The circuit shown below represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics). For the half strength driver with a nominal 10pF load parameters tAC and tQH are expected to be in the same range. However, these parameters are not subject to production test but are estimated by design / characterization. Use of IBIS or other simulation tools for system design validation is suggested.



- 5. The CK/ $\overline{\text{CK}}$ input reference voltage level (for timing referenced to CK/ $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross; the input reference voltage level for signals other than CK/ $\overline{\text{CK}}$ is VDDQ/2.
- 6. The timing reference voltage level is VDDQ/2.
- 7. AC and DC input and output voltage levels are defined in the section for Electrical Characteristics and AC/DC operating conditions.
- 8. A CK/CK differential slew rate of 2.0 V/ns is assumed for all parameters.
- 9. CAS latency definition: with CL = 3 the first data element is valid at (2 * tCK + tAC) after the clock at which the READ command was registered; with CL = 2 the first data element is valid at (tCK + tAC) after the clock at which the READ command was registered
- 10. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits of tCL and tCH)
- 11. tQH = tHP tQHS, where tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCL, tCH). tQHS accounts for 1) the pulse duration distortion of on-chip clock circuits; and 2) the worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are, separately, due to data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers.
- 12. The only time that the clock frequency is allowed to change is during clock stop, power-down or self-refresh modes.
- 13. The transition time for DQ, DM and DQS inputs is measured between VIL(DC) to VIH(AC) for rising input signals, and VIH(DC) to VIL(AC) for falling input signals.
- 14. DQS, DM and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transitions through the DC region must be monotonic.
- 15. Input slew rate ≥ 1.0 V/ns.
- 16. Input slew rate ≥ 0.5 V/ns and < 1.0 V/ns.
- 17. These parameters guarantee device timing but they are not necessarily tested on each device.
- 18. The transition time for address and command inputs is measured between VIH and VIL.

Publication Release Date : July 01, 2013 Revision : A01-001


- 53 -



1Gb Mobile LPDDR

- 19. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 20. tDQSQ consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers for any given cycle.
- 21. The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before the corresponding CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.
- 22. The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 23. A low level on DQS may be maintained during High-Z states (DQS drivers disabled) by adding a weak pull-down element in the system. It is recommended to turn off the weak pull-down element during read and write bursts (DQS drivers enabled).
- 24. At least one clock cycle is required during tWR time when in auto precharge mode.
- 25. tDAL = (tWR/tCK) + (tRP/tCK): for each of the terms, if not already an integer, round to the next higher integer.
- 26. There must be at least two clock pulses during the tXSR period.
- 27. There must be at least one clock pulse during the tXP period.
- 28. tREFI values are dependent on density and bus width.
- 29. A maximum of 8 Refresh commands can be posted to any given LPDDR, meaning that the maximum absolute interval between any Refresh command and the next Refresh command is 8*tREFI.

8.5.1 CAS Latency Definition (With CL=3)



- 54 -



8.5.2 Output Slew Rate Characteristics

PARAMETER	MIN	MAX	UNIT	NOTES
Pull-up and Pull-Down Slew Rate for Full Strength Driver	0.7	2.5	V/ns	1,2
Pull-up and Pull-Down Slew Rate for Three-Quarter Strength Driver	0.5	1.75	V/ns	1,2
Pull-up and Pull-Down Slew Rate for Half Strength Driver	0.3	1.0	V/ns	1,2
Output Slew rate Matching ratio (Pull-up to Pull-down)	0.7	1.4	-	3


Notes:

- 1. Measured with a test load of 20 pF connected to Vssq.
- 2. Output slew rate for rising edge is measured between VILD(DC) to VIHD(AC) and for falling edge between VIHD(DC) to VILD(AC).
- 3. The ratio of pull-up slew rate to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

8.5.3 AC Overshoot/Undershoot Specification

PARAMETER	SPECIFICATION
Maximum peak amplitude allowed for overshoot	0.5 V
Maximum peak amplitude allowed for undershoot	0.5 V
The area between overshoot signal and VDD must be less than or equal to	3 V-ns
The area between undershoot signal and GND must be less than or equal to	3 V-ns

8.5.4 AC Overshoot and Undershoot Definition





9. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
P01-001	11/19/2012	All	First preliminary release.
P01-002	03/25/2013	49,50	Update IDD3P & IDD3PS value.
A01-001	07/01/2013	All 51	Remove text "Preliminary" & release to active version. Add PASR value.
	09/07/2016		Modified for MCP Combo Datasheet

Publication Release Date : July 01, 2013 Revision : A01-001

- 56 -



Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in the datasheet belong to their respective owners.

Publication Release Date : July 01, 2013 Revision : A01-001

- 57 -