

/VIXI/VI

3W Mono/Stereo BTL Audio Power Amplifiers with Shutdown

General Description

The MAX9710/MAX9711 are stereo/mono 3W bridge-tied load (BTL) audio power amplifiers. These devices are PC99/01 compliant, operate from a single 4.5V to 5.5V supply, and feature an industry-leading 100dB PSRR, which allows these devices to operate from noisy supplies without additional, costly power-supply conditioning. An ultra-low 0.005% THD+N ensures clean, low-distortion amplification of the audio signal while patented click-and-pop suppression eliminates audible transients on power and shutdown cycles. Power-saving features include low 2mV Vos (minimizing DC current drain through the speakers), low 7mA supply current, and a 0.5µA shutdown mode. A MUTE function allows the outputs to be quickly enabled or disabled.

These devices include thermal overload protection, are specified over the extended -40°C to +85°C temperature range, and are supplied in thermally efficient packages. The MAX9710 is available in either a 20-pin thin QFN package (5mm \times 5mm \times 0.8mm) or a 16-pin TSSOP-EP package. The MAX9711 is available in a 12pin thin QFN package ($4mm \times 4mm \times 0.8mm$).

Applications

Notebook PCs Two-Way Radios Flat-Panel TVs General-Purpose Audio Flat-Panel PC Displays **Powered Speakers**

Features

- ♦ 3W into 3Ω (1% THD+N)
- ♦ 4W into 3Ω (10% THD+N)
- ♦ Industry-Leading, Ultra-High 100dB PSRR
- ♦ PC99/01 Compliant
- ♦ Patented Click-and-Pop Suppression
- ♦ Low 0.005% THD+N
- Low Quiescent Current: 7mA
- ♦ Low-Power Shutdown Mode: 0.5µA
- **♦ MUTE Function**
- ♦ Tiny 20-Pin Thin QFN (5mm × 5mm × 0.8mm) and 16-Pin TSSOP-EP Packages

Ordering Information


PART	TEMP RANGE	PIN-PACKAGE	AMP
MAX9710 ETP	-40°C to +85°C	20-Thin QFN-EP*	Stereo
MAX9710EUE	-40°C to +85°C	16-TSSOP-EP*	Stereo
MAX9711 ETC	-40°C to +85°C	12-Thin QFN-EP*	Mono

^{*}EP = Exposed paddle.

Pin Configurations

TOP VIEW MUTE 16 BIAS INR 2 INL 15 PGND 3 14 PGND MIXIM OUTR+ 4 MAX9710 13 OUTL+ PV_{nn} 5 12 PV_{DD} 11 OUTL-OUTR- 6 PGND | 7 10 PGND 9 SHDN V_{DD} 8 **TSSOP** Pin Configurations continued at end of data sheet.

Simplified Block Diagram



NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

, 120020 12 111 12 11 11 11 11 11 11 11 11 11 11
V _{DD} to GND, PGND+6V
PV _{DD} to V _{DD} ±0.3V
PGND to GND±0.3V
All Other Pins to GND0.3V to (V _{DD} + 0.3V)
Continuous Input Current (into any pin
except power supply and output pins)±20mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
12-Pin Thin QFN (derate 16.9mW/°C above +70°C)1349mW

16-Pin TSSOP-EP (derate 21.3mW/°C above +70°C)...1702mW 20-Pin Thin QFN (derate 20.8mW/°C above +70°C)...1667mW Operating Temperature Range....-40°C to +85°C Storage Temperature Range-65°C to +150°C Junction Temperature+150°C Lead Temperature (soldering, 10s)...+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = PV_{DD} = 5.0V, GND = PGND = MUTE = 0V, V_{\overline{SHDN}} = 5V, R_{IN} = R_F = 15k\Omega, R_L = \infty. T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)


PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range	V _{DD} /PV _{DD}	Inferred from PSRR to	est	4.5		5.5	V
Quiescent Supply Current	1	MAX9710			12	30	m Λ
(IVDD + IPVDD)	IDD	MAX9711			7	17	- mA
Shutdown Supply Current	ISHDN	SHDN = GND			0.5	30	μΑ
Turn-On Time	to	$C_{BIAS} = 1 \mu F (10\% \text{ of }$	final value)		300		ma
Turn-On Time	ton	CBIAS = 0.1µF (10% o	of final value)		30		ms
Thermal Shutdown Threshold					160		°C
Thermal Shutdown Hysteresis					15		°C
OUTPUT AMPLIFIERS							
Output Offset Voltage	Vos	V _{OUT_+} - V _{OUT} , A _V :	= 2		±2	±14	mV
		0001/	$V_{DD} = 4.5V \text{ to } 5.5V$	82	100		
Power-Supply Rejection Ratio	PSRR	VRIPPLE = 200mVp-p (Note 2)	f = 1kHz		87		dB
		(11016 2)	f = 20kHz		74		
		£ 41.11_	$R_L = 8\Omega$	1.1	1.4		
Output Power	Pout	f _{IN} = 1kHz, THD+N < 1%	$R_L = 4\Omega$		2.6		W
		1110+11 < 170	$R_L = 3\Omega$		3		
Total Harmonic Distortion Plus	THD+N	f _{IN} = 1kHz, BW =	$P_{OUT} = 1.2W$, $R_L = 8\Omega$		0.005		%
Noise	HIDTIN	22Hz to 22kHz	$P_{OUT} = 2W, 4\Omega$		0.01		/0
Signal-to-Noise Ratio	SNR	$R_L = 8\Omega$, $V_{OUT} = 2.8V_F$	RMS, BW = 22Hz to 22kHz		95		dB
Slew Rate	SR				1.6		V/µs
Maximum Capacitive Load Drive	CL	No sustained oscillati	ons		1		nF
Crosstalk		f _{IN} = 10kHz			77		dB
BIAS VOLTAGE (BIAS)							
BIAS Voltage	V _{BIAS}			2.35	2.5	2.65	V
Output Resistance	R _{BIAS}				50		kΩ
DIGITAL INPUTS (MUTE, SHDN)							
Input Voltage High	VIH			2			V
Input Voltage Low	VIL					8.0	V
Input Leakage Current	I _{IN}					±1	μΑ

Note 1: All devices are 100% production tested at +25°C. All temperature limits are guaranteed by design.

Note 2: PSSR is specified with the amplifier inputs connected to GND through $R_{\mbox{\scriptsize IN}}$ and $C_{\mbox{\scriptsize IN}}$.


Typical Operating Characteristics

 $(V_{DD} = 5V, THD+N \text{ measurement bandwidth} = 22Hz \text{ to } 22kHz, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$




Typical Operating Characteristics (continued)


 $(V_{DD} = 5V, THD+N \text{ measurement bandwidth} = 22Hz \text{ to } 22kHz, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$





Typical Operating Characteristics (continued)


 $(V_{DD} = 5V, THD+N \text{ measurement bandwidth} = 22Hz \text{ to } 22kHz, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$

















Typical Operating Characteristics (continued)

 $(V_{DD} = 5V, THD+N \text{ measurement bandwidth} = 22Hz \text{ to } 22kHz, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$







Pin Description

	PIN			
MAX	X9710	MAX9711	NAME	FUNCTION
20-PIN QFN	16-PIN TSSOP	12-PIN QFN		
1	15	_	INL	Left-Channel Input
2	16	7	BIAS	DC Bias Bypass. See BIAS Capacitor section for capacitor selection.
3, 10, 13, 16	_	_	N.C.	No Connection. Not internally connected.
4	1	9	MUTE	Active-High Mute Input
5	2	_	INR	Right-Channel Input
6, 11, 15, 20	3, 7, 10, 14	1, 3	PGND	Power Ground
7	4	_	OUTR+	Right-Channel Bridged Amplifier Positive Output
8, 18	5, 12	5, 11	PV _{DD}	Output Amplifier Power Supply
9	6	_	OUTR-	Right-Channel Bridged Amplifier Negative Output
12	8	8	V_{DD}	Power Supply
14	9	10	SHDN	Active-Low Shutdown. Connect SHDN to VDD for normal operation.
17	11	_	OUTL-	Left-Channel Bridged Amplifier Negative Output
19	13	_	OUTL+	Left-Channel Bridged Amplifier Positive Output
_	_	2	IN	Amplifier Input
		6	GND	Ground
	_	12	OUT-	Bridged Amplifier Negative Output
		4	OUT+	Bridged Amplifier Positive Output
_	_	_	EP	Exposed Pad. Connect to ground plane.

Detailed Description

The MAX9710/MAX9711 are 3W BTL speaker amplifiers. The MAX9710 is a stereo speaker amplifier, while the MAX9711 is a mono speaker amplifier. Both devices feature a low-power shutdown mode, MUTE mode, and comprehensive click-and-pop suppression. These devices consist of high output-current op amps configured as BTL amplifiers (see *Functional Diagrams*). The device gain is set by RF and RIN.

BIAS

These devices operate from a single 5V supply and feature an internally generated, power-supply-independent, common-mode bias voltage of 2.5V referenced to ground. BIAS provides both click-and-pop suppression and sets the DC bias level for the audio outputs. BIAS is internally connected to the noninverting input of each speaker amplifier (see *Functional Diagrams*). Choose the value of the bypass capacitor as described in the *BIAS Capacitor* section. No external load should be applied to BIAS. Any load lowers the BIAS voltage, affecting the overall performance of the device.

Shutdown

The MAX9710/MAX9711 feature a 0.5 μ A low-power shutdown mode that reduces quiescent current consumption. Pulling SHDN low disables the device's bias circuitry, the amplifier outputs are actively pulled low, and BIAS is driven to GND. Connect SHDN to VDD for normal operation.

MUTE

Both devices feature a clickless/popless MUTE mode. When the device is muted, the input disconnects from the amplifier. MUTE only affects the power amplifiers and does not shut down the device. Drive MUTE high to mute the device. Drive MUTE low for normal operation.

Click-and-Pop Suppression

The MAX9710/MAX9711 feature Maxim's patented comprehensive click-and-pop suppression. During startup, the common-mode bias voltage of the amplifiers slowly ramps to the DC bias point using an S-shaped waveform. When entering shutdown, the amplifier outputs are actively driven low simultaneously. This scheme minimizes the energy present in the audio band.

For optimum click-and-pop suppression, choose:

where RBIAS = $50k\Omega$.




Figure 1. Bridge-Tied Load Configuration

Applications Information

BTL Amplifier

The MAX9710/MAX9711 are designed to drive a load differentially, a configuration referred to as BTL. The BTL configuration (Figure 1) offers advantages over the single-ended configuration, where one side of the load is connected to ground. Driving the load differentially doubles the output voltage compared to a single-ended amplifier under similar conditions. Thus, the differential gain of the device is twice the closed-loop gain of the input amplifier. The effective gain is given by:

$$A_{VD} = 2 \times \frac{R_F}{R_{IN}}$$

Substituting 2 x VOUT(P-P) for VOUT(P-P) into the following equations yields four times the output power due to doubling of the output voltage:

$$V_{RMS} = \frac{V_{OUT(P-P)}}{2\sqrt{2}}$$

$$P_{OUT} = \frac{V_{RMS}^2}{R_L}$$

Since the differential outputs are biased at midsupply, there is no net DC voltage across the load. This eliminates the need for DC-blocking capacitors required for single-ended amplifiers. These capacitors can be large, expensive, consume board space, and degrade low-frequency performance.

Power Dissipation and Heat Sinking

Under normal operating conditions, the MAX9710/MAX9711 dissipate a significant amount of power. The maximum power dissipation for each package is given in the *Absolute Maximum Ratings* section under Continuous Power Dissipation or can be calculated by the following equation:

$$P_{\text{DISSPKG}(MAX)} = \frac{T_{\text{J}(MAX)} - T_{\text{A}}}{\theta_{\text{JA}}}$$

where $T_{J(MAX)}$ is +150°C, T_A is the ambient temperature, and θ_{JA} is the reciprocal of the derating factor in °C/W as specified in the *Absolute Maximum Ratings* section. For example, θ_{JA} of the 20-pin thin QFN package is 48.1°C/W.

The increase in power delivered by the BTL configuration directly results in an increase in internal power dissipation over the single-ended configuration. The maximum power dissipation for a given V_{DD} and load is given by the following equation:

$$P_{\text{DISS}(MAX)} = \frac{2V_{\text{DD}}^2}{\pi^2 R_1}$$

If the power dissipation for a given application exceeds the maximum allowed for a given package, either reduce V_{DD}, increase load impedance, decrease the ambient temperature, or add heat sinking to the device (see *Layout and Grounding* section). Large output, supply, and ground PC board traces improve the maximum power dissipation in the package.

Thermal-overload protection limits total power dissipation in the MAX9710/MAX9711. When the junction temperature exceeds +160°C, the thermal protection circuitry disables the amplifier output stage. The amplifiers are enabled once the junction temperature cools by 15°C. A pulsing output under continuous thermal-overload conditions results as the device heats and cools.

Component Selection

Gain-Setting Resistors

External feedback components set the gain of both devices. Resistors R_F and R_{IN} (*Functional Diagrams*) set the gain of the amplifier as follows:

$$A_{VD} = 2 \times \frac{R_F}{R_{IN}}$$

Input Filter

The input capacitor (C_{IN}), in conjunction with R_{IN}, forms a highpass filter that removes the DC bias from an incoming signal. The AC-coupling capacitor allows the amplifier to bias the signal to an optimum DC level. Assuming zero-source impedance, the -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{IN}}$$

For optimum click-and-pop suppression, choose:

RIN x CIN < RBIAS x CBIAS

where RBIAS = $50k\Omega$.

Setting f_{-3dB} too high affects the low-frequency response of the amplifier. Use capacitors with dielectrics that have low-voltage coefficients, such as tantalum or aluminum electrolytic. Capacitors with high-voltage coefficients, such as ceramics, may result in an increase of distortion at low frequencies.

BIAS Capacitor

BIAS is the output of the internally generated 2.5VDC bias voltage. The BIAS bypass capacitor, CBIAS, improves PSRR and THD+N by reducing power supply and other noise sources at the common-mode bias node, and also generates the clickless/popless startup DC bias waveform for the speaker amplifiers. Bypass BIAS with a 1µF capacitor to GND. Smaller values of CBIAS produce faster toN/toFF times but may result in increased click/pop levels.

Supply Bypassing

Proper power-supply bypassing ensures low-noise, low-distortion performance. Place a 0.1µF ceramic capacitor from V_{DD} to PGND. Add additional bulk capacitance as required by the application. Locate the bypass capacitor as close to the device as possible.

Piezoelectric Speaker Driver

Low-profile piezoelectric speakers can provide quality sound for portable electronics. However, piezoelectric speakers typically require large voltage swings (>8VP-P) across the speaker element to produce audible sound pressure levels. The MAX9711 can be configured to drive a piezoelectric speaker with up to 10VP-P while operating from a single 5V supply.

Figure 2 shows the THD+N of the MAX9711 driving a piezoelectric speaker. Note that as frequency increases, the THD+N increases. This is due to the capacitive nature of the piezoelectric speaker; as frequency increases, the speaker impedance decreases, resulting in a larger current draw from the amplifier.




Figure 2. MAX9711 Piezoelectric Speaker Driver THD+N vs. Frequency

The capacitive nature of the piezoelectric speaker may cause the MAX9711 to become unstable. A simple inductor/resistor network in series with the speaker isolates the speaker capacitance from the driver and ensures that the device output sees a resistive load of about 10Ω at high frequency, thereby maintaining stability (Figure 3).

Layout and Grounding

Good PC board layout is essential for optimizing performance. Use large traces for the power-supply inputs and amplifier outputs to minimize losses due to parasitic trace resistance and route heat away from the device. Good grounding improves audio performance, minimizes crosstalk between channels, and prevents any digital switching noise from coupling into the audio signal.

The MAX9710/MAX9711 thin QFN and TSSOP-EP packages feature exposed thermal pads on their undersides. This pad lowers the thermal resistance of the package by providing a direct-heat conduction path from the die to the printed circuit board. Connect the exposed pad to the ground plane using multiple vias, if required. For optimum performance, connect to the ground planes as shown in Figure 4.




Figure 3. Isolation Network for Driving a Piezoelectric Speaker






Figure 4. MAX9710 Audio Ground Connection


Functional Diagrams




Functional Diagrams (continued)



Pin Configurations (continued)



System Diagram




Chip Information

MAX9710 TRANSISTOR COUNT: 1172 MAX9711 TRANSISTOR COUNT: 780

PROCESS: BiCMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



					CDN	1MDN	DI۱	IENS	IDNS						
PKG	12	L 4x	4	16	L 4x	4	20	L 4x	4	24	4L 4×	4	28	BL 4×	4
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05
A2	0	20 RE	F	0.20 REF			0	.20 RE	F	0	.20 RE	F	0.20 REF		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
e		.80 BS	c.	0	65 BS	C.	0	.50 BS	C.	0	.50 BS	C.	0	.40 BS	C.
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50
N		12			16			20			24			28	
ND		3			4			5			6			7	
NE		3			4			5			6			7	
Jedec Var.		WGGB			WGGC			WGGD-			WGGD-	2		WGGE	

EXF	DSEI	PA	D V	ARIA	TION	S		
PKG.		DS		E2				
CODES	MIN.	MIN. NOM. I		MIN.	NOM.	MAX.		
T1244-3	1.95	2.10	2.25	1.95	2.10	2.25		
T1244-4	1.95	2.10	2.25	1.95	2.10	2.25		
T1644-3	1.95	2.10	2.25	1.95	2.10	2.25		
T1644-4	1.95	2.10	2.25	1.95	2.10	2.25		
T2044-2	1.95	2.10	2.25	1.95	2.10	2.25		
T2044-3	1.95	2.10	2.25	1.95	2.10	2.25		
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25		
T2444-3	2.45	2.60	2.63	2.45	2.60	2.63		
T2444-4	2.45	2.60	2.63	2.45	2.60	2.63		
T2844-1	2.50	2.60	2.70	2.50	2.60	2.70		

NOTES

1. DIMENSIDNING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS.
3. IN IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED VITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED VITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A HOLD OR MARKED FEATURE.


4. DIMENSION 6 APPLIES TO METALIZED TERMINAL AND IS MEASURED BETVEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.
4. DAND NO REFER TO THE EXPOSED HEAT SINK SLUG AS VELL AS THE TERMINALS.
5. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS VELL AS THE TERMINALS.
6. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS VELL AS THE TERMINALS.
7. DEAPON CONFORMS TO JEDEC MOZEO, EXCEPT FOR TE2444-9, T2444-4 AND T2844-1.
6. COPLANARITY SHALL NOT EXCEED OLOMB.
7. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION 'e', ±0.05.
7. ALL DIMENSIONS ARE THE SAME FOR LEADED (-) & POFFREE (+) PACKAGE CODES.

THE PROCESSES HILLING TO THE SAME FOR LEADED (-) & POFFREE (+) PACKAGE CODES. MENT CONTROL NO. 21-0139 -DRAWING NOT TO SCALE-



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



						COM	MON D	IMEN	SIONS									
PKG.		L 5			DL 5				5×5		2L :			DL 5			PKG.	
SAMBOT	MIN.	NDM.	MAX.	MIN.	NDM.	HAX.	MIN.	NDM.	MAX.	MIN.	NDM.	мах.	MIN.	NDM.	MAX.		CODES	s
Α	0.70	0.75	0.80	0.70	0.75	0.80					0.75	0.80	0.70	0.75	0.80		T1655	-2
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05		T1655	i-3
A2	0.0	20 RE	F.	0.2	20 RE	F.	0.2	20 RE	F.	0.2	20 RE	F.	0.8	20 RE	F.		T1655	N-1
b													0.15				T2055	5-3
D													4.90				T2055	i-4
Ε	_									_			4.90				T2055	$\overline{}$
e	_	80 B:			65 B			50 B	_		50 B	_	_	40 B				MN-5
k .	0.25		-	0.25			0.25			0.25		-	V.LO		-		T2855	\rightarrow
L	0.30	_	0.50	0.45	_	0.65	0.45	_	0.65	0.30	_	0.50	0.30	_	0.50		T2855	
N	-	16			20			28			32		_	40			T2855	_
ND NE	-	4		_	5	_	-	7		_	8		_	10	_		T2955	\rightarrow
JEDEC	١.,	VHHB	_		WHHC	_	—	/HHD-	-1	١.	/HHD-	0	<u> </u>	10	_		T2855	-
02020	_								•			_	_				T2855	$\overline{}$
																		-
NOTES:																		
MUIL CO.																	T2855	
1. DI																	T3255	5-3
1. DII 2. AL	L DIF	ENSI	ONS A	ARE I	IN MI	LLIME	TERS	. AN									T3255	5-3 5-4
1. DII 2. AL 3. N	L DIM	ENSI E TO	ONS (ARE I	N MI ER D	LLIME F TE	ETERS RMINA	S. AN	GLES	ARE	IN I	EGRE	ES.				T3255 T3255	5-3 5-4 5M-4
1. DII 2. AL 3. N	L DIM IS TH E TEM	ENSI E TO RMINA	ONS (ITAL L #1	ARE I NUMBI IDEN	IN MI ER DI ITIFIE	LLIME F TEI ER AN	ETERS RMINA ND TE	S. AN ALS, ERMIN	GLES IAL N	ARE UMBE	IN I	EGRE CON	ES. /ENTI				T3255 T3255 T3255	5-3 5-4 5M-4 5-5
1. DII 2. AL 3. N 4. TH	L DIM IS TH E TEM NFORM	ENSI E TO RMINA 1 TO	ZND TAL L #1 JESI	ARE I NUMBI IDEN 195-	(N MI) ER DI ITIFIE 1 SPI	LLIME F TEI ER AN	ETERS RMINA ND TE 2. DE	S. AN ALS. ERMIN ETAIL	GLES IAL N .S OF	ARE UMBE TER	IN I RING MINA	CON	ES. /ENT! IDEN	TIFIE	RAR	Ε	T3255 T3255 T3255 T3255	5-3 5-4 5M-4 5-5 5N-1
1. DII 2. AL 3. N 4. TH CD	L DIM IS THE E TEM NFORM TIONA	ENSI E TO RMINA 1 TO L, BI	ZADI L #1 JESI JE JU	ARE I NUMBI IDEN 195- JST I	IN MI ER DI ITIFIE 1 SPI SE LO	LLIME F TEI ER AM P-012 ICATE	ETERS RMINA ND TE 2. DE ED VI	S. ANI ALS. ERMIN ETAIL	GLES IAL N .S OF I THE	ARE UMBE TER ZONI	IN I RING MINA E INI	CONV L #1 DICAT	ES. /ENT! IDEN	TIFIE	RAR		T3255 T3255 T3255 T3255 T3255	5-3 5-4 5M-4 5-5 5N-1 5-1
1. DII 2. AL 3. N 4. TH CO OP 101	L DIM IS THE E TEM NFORM TIONA ENTIF	ENSI E TO RMINA 1 TO L, BI IER N	DNS (TAL 141 L #1 JESI JM TU JM TU JAY J	ARE I NUMBI IDEN 195- JST I JE EI JES	IN MID ER DI ITIFIE 1 SPI SE LO THER TO M	LLIME F TEI ER AN P-012 ICATE A MI	TERS RMINA ND TE D VI OLD (LIZE)	S. AN ALS, ERMIN ETAIL ITHIN OR M. D TEI	GLES IAL N .S OF THE ARKEI	ARE UMBE TER ZONI	IN I RING MINA E INI ATURE	CONV L #1 DICAT	ES. /ENTI IDEN ED. T	HE T	r ar Ermii	E IAL #1	T3255 T3255 T3255 T3255	5-3 5-4 5M-4 5-5 5N-1 5-1


	CODES	MIN.	NDN.	MAX.	MIN.	NDM.	MAX.	
	T1655-2	3.00	310	3.20	3.00	3.10	3.20	
	T1655-3	3.00	310	3.20	3.00	3.10	3.20	
	T1655N-1	3.00	310	3.20	3.00	3.10	3.20	
	T2055-3	3.00	310	3.20	3.00	3.10	3.20	
	T2055-4	3.00	310	3.20	3.00	3.10	3.20	
	T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	
	T2055MN-5	3.15	3.25	3.35	3.15	3.25	3.35	
	T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	
	T2955-4	2.60	2.70	2.80	2.60	2.70	2.80	
	T2855-5	2.60	2.70	2.80	2.60	2.70	2.80	
	T2955-6	3.15	3.25	3.35	3.15	3.25	3.35	
	T2855-7	2.60	2.70	2.80	2.60	2.70	2.80	
	T2855-8	3.15	3.25	3.35	3.15	3,25	3.35	
	T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	
	T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	
	T3255-4	3.00	3.10	3.20	3.00	3.10	3.20	
	T3255M-4	3.00	3.10	3.20	3.00	3.10	3.20	
	T3255-5	3.00	310	3,20	3.00	3.10	3.20	
	T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20	
	T4055-1	3.40	3.50	3.60	3.40	3.50	3.60	
	T4055-2	3,40	3,50	3,60	3,40	3.50	3.60	
	T4055MN-1	3.40	3.50	3.60	3.40	3.50	3.60	
_Y.								
05,	TITLE:					1>	(_	'VI
		KAGE				EN S		.80mm
	1 10.0							
	APPROV	/AL	Inc	CUMENT	CONTR		REV.	2/

EXPOSED PAD VARIATIONS

-DRAWING NOT TO SCALE-

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.