



XT26G01C 3.3V 1G-BIT SPI NAND FLASH MEMORY

Future routine revisions will occur when appropriate, without notice. Contact XTX TECHNOLOGY INC, sales office to obtain the latest specifications and before placing your product order. Please also pay attention to information published by XTX TECHNOLOGY INC by various means, including XTX TECHNOLOGY INC. Web Site: http://www.xtxtech.com/; Technical Contact: fae@xtxtech.com

Trademarks

XTX TECHNOLOGY INC. name and logo, the XTX logo are trademarks or registered trademarks of XTX TECHNOLOGY INC. or its subsidiaries in China. XTX TECHNOLOGY INC., Printed in the China, All Rights Reserved.





CONTENTS

1. (Overview	4
2.	Features	2
3.	Packaging Type and Pin Configurations	5
1.	Block Diagram	8
5.	Memory Mapping	9
ĵ. <i>i</i>	Array Organization	10
7.	Device Operation	11
	7.1 SPI Modes	11
	7.1.1 Standard SPI	11
	7.1.2 Dual SPI	11
	7.1.3 Quad SPI	11
	7.2 Pin Description	12
	7.2.1 CS#	12
	7.2.2 CLK	12
	7.2.3 Serial Input (SI) / SIO0	12
	7.2.4 Serial Output (SO) / SIO1	12
	7.2.5 Write Protect (WP#) / SIO2	12
	7.2.6 Hold (HOLD#) / SIO3	13
	7.3 Command Set Tables	14
	7.4 WRITE OPERATIONS	16
	7.4.1 Write Enable (WREN) (06H)	16
	7.4.2 WRITE DISABLE (WRDI) (04h)	17
	7.5 FEATURE OPERATIONS	18
	7.5.1 Get Features (0FH) and Set Features (1FH)	18
	7.6 READ OPERATIONS	20
	7.6.1 Page Read	20
	7.6.2 Page Read to Cache (13H)	21
	7.6.3 Read From Cache (03H or 0BH)	22
	7.6.4 Read From Cache x2 (3BH)	22
	7.6.5 Read From Cache x4 (6BH)	23
	7.6.6 Read From Cache Dual IO (BBH)	24
	7.6.7 Read From Cache Quad IO (EBH)	25
	7.6.8 Read ID (9FH)	26
	7.6.1 Read UID (4BH)	27
	7.7 PROGRAM OPERATIONS	28
	7.7.1 Page Program	28
	7.7.2 Program Load (PL)(02H)	29



XTX	SPI NAND	XT26G01C
7.7.3 Program Load x4 (PL x4)) (32H)	30
7.7.4 Program Execute (PE) (1	LOH)	31
7.7.5 Internal Data Move		32
7.7.6 Program Load Random	Data (84H)	32
7.7.7 Program Random Data	x4 (C4H/34H)	
7.7.8 Program Random Quad	IO (72H)	34
7.8 ERASE OPERATIONS		35
7.8.1 Block Erase (D8H)		35
7.9 RESET OPERATIONS		36
7.9.1 RESET (FFh)		36
7.10 WRITE PROTECT		37
3. Status Register		
9. OTP Region		39
9.1 OTP Access		39
9.2 OTP Protect		39
10. Error Management		40
11. ECC Protection		41
• •	ents	
12.1 Addressing for program	operation	42
12.2 Several programming cy	cles on the same page (Partial Page Program)	42
12.3 Keep the power stable a	nd sufficient	43
13. Electrical Characteristics		44
13.1 Absolute Maximum Rati	ngs	44
13.2 Reflow Soldering Profile		44
13.3 Latch-Up Characteristics		45
13.4 Pin Capacitance		45
13.5 Power-on and Power-of	f Timing	46
13.6 DC Electrical Characteris	tics	47
13.7 AC Measurement Condit	tions	48
13.8 AC Electrical Characteris	tics	49
14. SPI Serial Timing		51
L6. Package Information		53
16 1 8-Pad WSONS (8*6mm)		53

16.2 BGA 24 (8*6mm)......54





1. Overview

The XT26G01C is a 1G-bit (128M-byte) SPI (Serial Peripheral Interface) NAND Flash memory, with advanced write protection mechanisms. The XT26G01C supports the standard Serial Peripheral Interface (SPI), Dual/Quad I/O option.

2. Features

1G-bit NAND Flash memory

Single-level cell (SLC) technology

Page size : 2176 bytes(2048 + 128 bytes)
 Block size : 64 pages(128K + 8K bytes)

Device size: 1Gb(1024 blocks)

Serial Interface

Standard SPI: CLK, CS#, SI, SO, WP#Dual SPI: CLK, CS#, SIO0, SIO1, WP#

- Quad SPI: CLK, CS#, SIO0, SIO1, SIO2, SIO3

High Performance

104MHz for fast read

Quad I/O data transfer up to 416Mbits/s

2K-Byte cache for fast random read

Advanced Security Features

Write protect all/portion of memory via software

Lockable 8K-Byte OTP region

- 128-Bit Unique ID for each device

Program/Erase/Read Speed

Page Program time: 350us typical
 BLOCK ERASE time: 4ms typical
 PAGE READ time: 125us typical

Single Supply Voltage: 2.7V~3.6V

Advanced Security Features

- 8 bit ECC option, per 528 bytes

Internal data move by page with ECC

Promised golden block0

Moisture Sensitivity Level: MSL3

Package

8-pin WSON (8*6mm)

- BGA24 (8*6mm)

All Packages are RoHS Compliant and Halogen-free

Data retention: 10 years





3. Packaging Type and Pin Configurations

XT26G01C is offered in an 8-pin WSON 8x6 mm² and BGA24 8x6 mm² as shown below. Package diagram and dimension are illustrated at the end of this datasheet.




Figure 1. Connection Diagram

Pin Description

PIN NO.	PIN NAME	I/O	FUNCTION
1	CS#	I	Chip Select Input
2	SO (SIO ₁)	I/O	Data Output (Data Input Output 1) (1)(2)
3	WP# (SIO ₂)	I/O	Write Protect Input (Data Input Output 2) ⁽²⁾
4	VSS		Ground
5	SI (SIO ₀)	I/O	Data Input (Data Input Output 0) ⁽¹⁾⁽²⁾
6	CLK	ı	Serial Clock Input
7	HOLD# (SIO₃)	I/O	Hold Input (Data Input Output 3) ⁽²⁾
8	VCC		Power Supply

Notes:

- 1. SIO0 and SIO1 are used for Dual SPI instructions.
- 2. SIO0 SIO3 are used for Quad SPI instructions






Figure 2. Connection Diagram

Pin Description

Pin No.	Pin Name	I/O	Description
A1	NC		No Connection
A2	NC		No Connection
А3	NC		No Connection
A4	NC		No Connection
B1	NC		No Connection
B2	SCLK	I	Serial Clock Input
В3	VSS		Ground
В4	VCC		Power Supply
C1	NC		No Connection
C2	CS#	I	Chip Select Input
C3	NC		No Connection
C4	WP#/SIO2	I/O	Write Protect Input/Data Input Output2 ⁽²⁾
D1	NC		No Connection
D2	SO/SIO1	I/O	Data Output/Data Input Output1(1)(2)
D3	SI/SIO0	I/O	Data Input /Data Input Output0 ⁽¹⁾⁽²⁾
D4	HOLD#/SIO3	I/O	Hold Input / Data Input Output3 ⁽²⁾
E1	NC		No Connection
E2	NC		No Connection



SPI NAND XT26G01C

E3	NC	No Connection
E4	NC	No Connection
F1	NC	No Connection
F2	NC	No Connection
F3	NC	No Connection
F4	NC	No Connection

Notes:

- 1. SIO0 and SIO1 are used for Dual SPI instructions.
- 2. SIO0 SIO3 are used for Quad SPI instructions





4. Block Diagram





Figure 3. Block Diagram




SPI NAND XT26G01C

5. Memory Mapping



Note:

- 1. **CA**: Column Address. The 12-bit column address is capable of addressing from 0 to 4095 bytes; however,only bytes 0 through 2175 are valid. Bytes 2176 through 4095 of each page are "out of bounds," do not exists in the device, and cannot be addressed.
- 2. RA: Row Address. RA<5:0> selects a page inside a block, and RA<15:6> selects a block.






6. Array Organization

Table1. Array Organization

Each device has	Each block has	Each page has	Unit
128M + 8M	128K + 8K	2K + 128	bytes
1024 x 64	64	-	Pages
1024	-	-	Blocks

Figure 4. Array Organization





SPI NAND XT26G01C

7. Device Operation

7.1 SPI Modes

7.1.1 Standard SPI

The device is accessed through an SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Standard SPI instructions use the SI input pin to serially write instructions, addresses or data to the device on the rising edge of CLK. The SO output pin is used to read data or status from the device on the falling edge of CLK.

SPI bus operation Mode 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3 concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0, the CLK signal is normally low on the falling and rising edges of CS#. For Mode 3, the CLK signal is normally high on the falling and rising edges of CS#.




Figure 5. SPI SDR Modes Supported

7.1.2 Dual SPI

The device supports Dual SPI operation when using the x2 and dual IO instructions. These instructions allow data to be transferred to or from the device at two times the rate of ordinary Serial Flash devices. When using Dual SPI instructions, the SI and SO pins become bidirectional I/O pins: SIOO and SIO1.

7.1.3 Quad SPI

The device supports Quad SPI operation when using the x4 and Quad IO instructions. These instructions allow data to be transferred to or from the device four times the rate of ordinary Serial Flash. When using Quad SPI instructions the SI and SO pins become bidirectional SIO0 and SIO1 and the WP # and HOLD# pins become SIO2 and SIO3 respectively. Quad SPI instructions require the Quad Enable bit (QE) to be set.



7.2 Pin Description

7.2.1 CS#

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high, the device is deselected and the Serial Data Output (SIO0, SIO1, SIO2, SIO3) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program or write status register cycle is in progress. When CS# is brought low, the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, CS# must transition from high to low before a new instruction will be accepted.

7.2.2 CLK

This input signal provides the synchronization reference for the SPI interface. Instructions, addresses, or data input are latched on the rising edge of the CLK signal. Data output changes after the falling edge of CLK.

7.2.3 Serial Input (SI) / SIO0

This input signal is used to transfer data serially into the device. It receives instructions, addresses, and data to be programmed. Values are latched on the rising edge of serial CLK clock signal.

SI becomes SIOO – an input and output during Dual and Quad commands for receiving instructions, addresses, and data to be programmed (values latched on rising edge of serial CLK clock signal) as well as shifting out data (on the falling edge of CLK).

7.2.4 Serial Output (SO) / SIO1

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of the serial CLK clock signal.

SO becomes SIO1 -an input and output during Dual and Quad commands for receiving addresses, and data to be programmed (values latched on rising edge of serial CLK clock Signal) as well as shifting out data (on the falling edge of CLK).

7.2.5 Write Protect (WP#) / SIO2

SPI NAND provides Hardware Protection Mode besides the Software Mode. Write Protect (WP#) prevents the block lock bits (BPO, BP1, BP2 and INV, CMP) from being overwritten. If the BRWD bit is set to 1 and WP# is LOW, the block protect bits cannot be altered.

When WP# is driven Low (VIL), during a SET FEATURES command and while the BRWD bit of the Status Register is set to a 1, it is not possible to write to the Status Registers. This prevents any alteration of the Block Protect (BP2, BP1, BP0), INV and CMP bits of the Status Register. As a consequence, all the data bytes in the memory area that are protected by the Block Protect(BP2, BP1,BP0), INV and CMP bits, are also hardware



SPI NAND XT26G01C

protected against data modification if WP# is Low during a SET FEATURES command. The WP# function is not available when the Quad mode is enabled (QE=1).

The WP# function is replaced by SIO2 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the CLK signal) as well as shifting out data (on the falling edge of CLK).

7.2.6 Hold (HOLD#) / SIO3

For Standard SPI and Dual SPI operations, the HOLD# signal allows the device operation to be paused while it is actively selected (when CS# is low). The HOLD# function may be useful in cases where the SPI data and clock signals are shared with other devices. For example, consider if the page buffer was only partially written when a priority interrupt requires use of the SPI bus. In this case the HOLD# function can save the state of the instruction and the data in the buffer so programming can resume where it left off once the bus is available again.

To initiate a HOLD# condition, the device must be selected with CS# low. A HOLD# condition will activate on the falling edge of the HOLD# signal if the CLK signal is already low. If the CLK is not already low the HOLD# condition will activate after the next falling edge of CLK. The HOLD# condition will terminate on the rising edge of the HOLD# signal if the CLK signal is already low. If the CLK is not already low the HOLD# condition will terminate after the next falling edge of CLK. During a HOLD# condition, the Serial Output (SO) is high impedance, and Serial Input (SI) and Serial Clock (CLK) are ignored. The Chip Select (CS#) signal should be kept active (low) for the full duration of the HOLD# operation to avoid resetting the internal logic state of the device.

The Hold function is replaced by SIO3 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the CLK signal) as well as shifting out data (on the falling edge of CLK).




Figure 6. Hold Condition Waveform





7.3 Command Set Tables

Table2. Standard SPI Command Set

INSTRUCTION NAME	BYTE 1	BYTE 2	ВҮТЕ З	BYTE 4	BYTE 5	BYTE N
WRITE ENABLE	06h					
WRITE DISABLE	04h					
GET FEATURES	0Fh	A7-A0	(D7-D0)	wrap	wrap	wrap
SET FEATURES	1Fh	A7-A0	D7-D0			
PAGE READ	13h	A23-A16	A15-A8	A7-A0		
READ FROM CACHE	03h/0Bh	A15-A8 ⁽¹⁾	A7-A0	dummy	(D7-D0)	Byte N
READ ID	9Fh	00	(MID) ⁽⁶⁾	(DID) ⁽⁶⁾		
READ UID	4Bh	dummy	dummy	0x00	dummy	D127-D0
PROGRAM LOAD	02h	A15-A8 ⁽¹⁾	A7-A0	D7-D0	Next byte	Byte N
PROGRAM LOAD RANDOM DATA ⁽⁷⁾	84h	A15-A8 ⁽¹⁾	A7-A0	D7-D0	Next byte	Byte N
PROGRAM EXECUTE	10h	A23-A16	A15-A8	A7-A0		
BLOCK ERASE	D8h	A23-A16	A15-A8	A7-A0		
RESET	FFh					

Note:

GET FEATURES (0FH), addr=0XC0, wrap function

Table3. Dual SPI Command Set

INSTRUCTION NAME	BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE N
READ FROM CACHE x 2	3Bh	A15-A8 ⁽¹⁾	A7-A0	dummy	(D7-D0)x2	-
READ FROM CACHE DUAL IO	BBh	A15-A0 ⁽²⁾	dummy ⁽³⁾	(D7-D0)x2	Next byte	-





Table4. Quad SPI Command Set

INSTRUCTION NAME	BYTE 1	BYTE 2	ВҮТЕ З	BYTE 4	BYTE 5	BYTE N
READ FROM CACHE x4	6Bh	A15-A8 ⁽¹⁾	A7-A0	dummy	(D7-D0)x4	Byte N
READ FROM CACHE QUAD IO	EBh	A15-A0 ⁽⁴⁾	(D7-D0)x4	Next byte	Next byte	Byte N
PROGRAM LOAD x4	32h	A15-A8 ⁽¹⁾	A7-A0	(D7-D0) x4	Next byte	Byte N
PROGRAM LOAD RANDOM DATA x4 ⁽⁷⁾	C4h/34h	A15-A8 ⁽¹⁾	A7-A0	(D7-D0) x4	Next byte	Byte N
PROGRAM LOAD RANDOM DATA Quad IO ⁽⁷⁾	72h	A15-A0 ⁽⁵⁾	(D7-D0) x4	Next byte	Next byte	Byte N

Notes:

- 1. The x8 clock = dummy <3:0>, A11-A8
- 2. The x8 clock = dummy <3:0>, A11-A0
- 3. The x8 clock = dummy <7:0>, D7-D0
- 4. The x8 clock = dummy <3:0>, A11-A0,dummy<7:0>,D7-D0
- 5. The x8 clock = dummy <3:0>, A11-A0,D7-D0,D7-D0
- 6. MID is Manufacture ID, DID is Device ID
- 7. Only available in Internal Data Move operation






7.4 WRITE OPERATIONS

7.4.1 Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to following operations that change the contents of the memory array:

- Page Program
- OTP Program
- OTP Lock
- BLOCK ERASE

Figure 7. Write Enable Sequence Diagram









7.4.2 WRITE DISABLE (WRDI) (04h)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The WEL bit is also reset by following condition:

- Page Program
- OTP Program
- OTP Lock
- BLOCK ERASE

Figure8. Write Disable Sequence Diagram







7.5 FEATURE OPERATIONS

7.5.1 Get Features (0FH) and Set Features (1FH)

The GET FEATURES (0Fh) and SET FEATURES (1Fh) commands are used to monitor the device status and alter the device behavior from the default power-on behavior. These commands use a 1-byte feature address to determine which feature is to be read or modified. Features such as OTP and block locking can be enabled or disabled by setting specific bits in feature address A0h and B0h (shown the following table). The status register is mostly read, except WEL, which is writable bit with the WREN (06h) command.

When a feature is set, it remains active until he deice is power cycled or the feature is written to. Unless otherwise specified in the following table, once the device is set, it remains set, even if a RESET (FFh) command is issued.

					Data	Bits			
Register	Address	7	6	5	4	3	2	1	0
Block Lock	АОН	BRWD	Reserved	BP2	BP1	BP0	INV	СМР	Reserved
Feature	вон	OTP_PRT	OTP_EN	Reserved	ECC_EN	Reserved	Reserved	Reserved	QE
Status	СОН	ECCS3	ECCS2	ECCS1	ECCS0	P_FAIL	E_FAIL	WEL	OIP
Drive Strength	D0H	Reserved	DS_IO[1]	DS_IO[0]	Reserved	Reserved	Reserved	Reserved	Reserved

Table5. Features Settings

Note:

- 1. If BRWD is enabled and WP# is low, then the block lock register (BP2-BP0, INV and CMP) cannot be changed.
- 2. If QE is enabled, the quad IO operations can be executed.
- 3. All the reserved bits must be held low when the feature is set.
- 4. The features in the feature byte BOH are all volatile except OTP PRT bit.
- Internal ECC is always on, when ECC_EN is disabled, the ECC status is default value(0000b: ECCS3/ECCS2/ECCS1/ECCS0) and do not reflect the real ECC status
- DS_IO[1] and DS_IO[0]:IO driver strength setting.

DS_IO[1]	DS_IO[0]	IO driver strength
0	0	25% (Default)
0	1	50%
1	0	75%
1	1	100%





Figure 9. Get Features Sequence Diagram





Figure 10. Set Features Sequence Diagram







7.6 READ OPERATIONS

7.6.1 Page Read

The PAGE READ (13h) command transfers the data from the NAND Flash array to the cache register. The command sequence is follows:

- 1. 13h (PAGE READ TO CACHE)
- 2. OFh (GET FEATURES command to read the status)

 Monitor whether the status of the operation is finished
- OBh or O3h (READ FROM CACHE)
 Requires mode configure bits, followed by 12-bit column address for the starting byte address
 Other Operation:
 - 3Bh (READ FROM CACHE x2)
 - 6Bh (READ FROM CACHE x4)
 - BBh (READ FROM CACHE DUAL IO)
 - EBh (READ FROM CACHE QUAD IO)

The PAGE READ command requires a 24-bit address consisting of 8 dummy bits followed by a 16-bit block/page address. After the block/page addresses are registered, the device starts the transfer from the main array to the cache register, and is busy for tro time. During this time, the GET FEATURES (0Fh) command can be issued to monitor the status of the operation (refer to the Status Register section). Following a status of successful completion, the READ FROM CACHE (03h/0Bh/3Bh/6Bh/BBh/EBh) command must be issued in order to read the data out of the cache.


The device supports pre-read function. When reading multiple pages continuously, the time will be reduced more than double time.





7.6.2 Page Read to Cache (13H)











7.6.3 Read From Cache (03H or 0BH)

Figure 12. Read From Cache Sequence Diagram



7.6.4 Read From Cache x2 (3BH)

Figure 13. Read From Cache x2 Sequence Diagram







7.6.5 Read From Cache x4 (6BH)

The Quad Enable bit (QE) of feature (B0 [0]) must be set to enable for the read from cache x4 command.




Figure 14. Read From Cache x4 Sequence Diagram





7.6.6 Read From Cache Dual IO (BBH)

The Read from Cache Dual I/O command (BBH) is similar to the Read form Cache x2 command (3BH) but with the capability to input the 4 dummy bits, followed by a 12-bit column address for the starting byte address and a dummy byte by SIOO and SIO1, each bit being latched in during the rising edge of SCLK, then the cache contents are shifted out 2-bit per clock cycle from SIOO and SIO1. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out until the boundary by the dummy<3:0>.




Figure 15. Read From Cache Dual IO Sequence Diagram





7.6.7 Read From Cache Quad IO (EBH)

The Read from Cache Quad IO command is similar to the Read from Cache x4 command but with the capability to input the 4 dummy bits, followed a 12-bit column address for the starting byte address and a dummy byte by SIO0, SIO1, SIO2, SIO3, each bit being latched in during the rising edge of SCLK, then the cache contents are shifted out 4-bit per clock cycle from SIO0, SIO1, SIO2, SIO3. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out until the boundary by the dummy<3:0>. The Quad Enable bit (QE) of feature (BO [0]) must be set to enable for the read from cache quad IO command.




Figure 16. Read From Cache Quad IO Sequence Diagram





7.6.8 Read ID (9FH)

The READ ID command is used to read the 2 bytes of identifier code programmed into the NAND Flash device. The READ ID command reads a 2-byte table (see below) that includes the Manufacturer ID and the device configuration.




Figure 17. Read ID Sequence Diagram

Table6. READ ID Table

Address	Value	Description
Byte 0	ОВН	Manufacture ID (XTX)
Byte 1	11H	Device ID (SPI NAND 3.3V 1Gbit)





7.6.1 Read UID (4BH)

The READ UID instruction accesses a factory-set read-only 128-bit number that is unique to each device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system.




Figure 18. Read UID (4Bh) Timing





7.7 PROGRAM OPERATIONS

7.7.1 Page Program

The PAGE PROGRAM operation sequence programs 1 byte to 2176 bytes of data within a page. The page program sequence is as follows:

- 02H (PROGRAM LOAD)/32H (PROGRAM LOAD x4)
- 06H (WRITE ENABLE)
- 10H (PROGRAM EXECUTE)
- OFH (GET FEATURES command to read the status)

The 1st step is to issue a PROGRAM LOAD (02H/32H) command. PROGRAM LOAD consists of an 8-bit Op code, followed by 4 dummy bits and a 12-bit column address, then the data bytes to be programmed. The data bytes are loaded into a cache register which is 2176 bytes long. If more than 2176 bytes are loaded, then those additional bytes are ignored by the cache register. The command sequence ends when CS# goes from LOW to HIGH.

The 2nd step, prior to performing the PROGRAM EXECUTE operation, is to issue a WRITE ENABLE (06H) command. As with any command that changes the memory contents, the WRITE ENABLE must be executed in order to set the WEL bit. If this command is not issued, then the rest of the program sequence is ignored.

The 3rd step is to issue a PROGRAM EXECUTE (10h) command to initiate the transfer of data from the cache register to the main array. PROGRAM EXECUTE consists of an 8-bit Op code, followed by a 24-bit address (8 dummy bits and a 16-bit page/block address). After the page/block address is registered, the memory device starts the transfer from the cache register to the main array, and is busy for t_{PROG} time.

During this busy time, the status register can be polled to monitor the status of the operation (refer to the Status Register section). When the operation completes successfully, the next series of data can be loaded with the PROGRAM LOAD command.

Note:


The number of consecutive partial page programming operations (NOP) within the same page must not exceed 4. In addition, pages must be sequentially programmed within a block.





7.7.2 Program Load (PL)(02H)









7.7.3 Program Load x4 (PL x4) (32H)

The Program Load x4 command (32H) is similar to the Program Load command (02H) but with the capability to input the data bytes by four pins: SIO0, SIO1, SIO2, and SIO3. The command sequence is shown below. The Quad Enable bit (QE) of feature (BO [0]) must be set to enable for the program load x4 command.




Figure 20. Program Load x4 Sequence Diagram





7.7.4 Program Execute (PE) (10H)

After the data is loaded, a PROGRAM EXECUTE (10H) command must be issued to initiate the transfer of data from the cache register to the main array. PROGRAM EXECUTE consists of an 8-bit Op code, followed by a 24-bit address (8 dummy bits and a 16-bit page/block address). After the page/block address is registered, the memory device starts the transfer from the cache register to the main array, and is busy for t_{PROG} time. During this busy time, the status register can be polled to monitor the status of the operation (refer to Status Register). When the operation completes successfully, the next series of data can be loaded with the PROGRAM LOAD command.




Figure 21. Program Execute Sequence Diagram



7.7.5 Internal Data Move

The Internal Data Move command sequence programs or replaces data in a page with existing data. The Internal Data Move command sequence is as follows:

- 13H (PAGE READ TO CACHE)
- 84H/C4H/34H/72H(PROGRAM LOAD RANDOM DATA: Optional)
- 06H (WRITE ENABLE)
- 10H (PROGRAM EXECUTE)
- OFH (GET FEATURES command to read the status)

Prior to performing an internal data move operation, the target page content must be read out into the cache register by issuing a PAGE READ (13H) command. The PROGRAM LOAD RANDOM DATA (84H/C4H/34H/72H) command can be issued, if user wants to update bytes of data in the page.

New data is loaded in the 12-bit column address. If the RANDOM DATA is not sequential, another PROGRAM LOAD RANDOM DATA (84H/C4H/34H/72H) command must be issued with the new column address. After the data is loaded, the WRITE ENABLE command must be issued, and then a PROGRAM EXECUTE (10H) command can be issued to start the programming operation.

7.7.6 Program Load Random Data (84H)

This command consists of an 8-bit Op code, followed by 4 dummy bits, and a 12-bit column address. New data is loaded in the column address provided with the 12 bits. If the random data is not sequential, then another PROGRAM LOAD RANDOM DATA (84h) command must be issued with a new column address. After the data is loaded, a PROGRAM EXECUTE (10h) command can be issued to start the programming operation.




Figure 22. Program Load Random Data Sequence Diagram





7.7.7 Program Random Data x4 (C4H/34H)

The Program Load Random Data x4 command (C4H) is similar to the Program Load Random Data command (84H) but with the capability to input the data bytes by four pins: SIO0, SIO1, SIO2, and SIO3. The command sequence is shown below. The Quad Enable bit (QE) of feature (B0 [0]) must be set to enable for the program load random data x4 command.




Figure 23. Program Load Random Data x4 Sequence Diagram





7.7.8 Program Random Quad IO (72H)

The Program Load Random Data Quad IO command (72H) is similar to the Program Load Random Data x4 command (C4H) but with the capability to input the 4 dummy bits, and a 12-bit column address by four pins: SIO0, SIO1, SIO2, and SIO3. The command sequence is shown below. The Quad Enable bit (QE) of feature (B0 [0]) must be set to enable for the program load random data x4 command.




Figure 24. Program Load Random Data Quad IO Sequence Diagram



SPI NAND XT26G01C

7.8 ERASE OPERATIONS

7.8.1 Block Erase (D8H)

The BLOCK ERASE (D8h) command is used to erase at the block level. The blocks are organized as 64 pages per block, 2176 bytes per page (2048+128 bytes). Each block is 136Kbytes. The BLOCK ERASE command (D8h) operates on one block at a time. The command sequence for the BLOCK ERASE operation is as follows:

- 06h (WRITE ENBALE command)
- D8h (BLOCK ERASE command)
- OFh (GET FEATURES command to read the status register)

Prior to performing the BLOCK ERASE operation, a WRITE ENABLE (06h) command must be issued. As with any command that changes the memory contents, the WRITE ENABLE command must be executed in order to set the WEL bit. If the WRITE ENABLE command is not issued, then the rest of the erase sequence is ignored. A WRITE ENABLE command must be followed by a BLOCK ERASE (D8h) command. This command requires a 24-bit address. After the row address is registered, the control logic automatically controls timing and erase-verify operations. The device is busy for t_{ERS} time during the BLOCK ERASE operation. The GET FEATURES (0Fh) command can be used to monitor the status of the operation (refer to the Status Register section).

Note:

When a BLOCK ERASE operation is in progress, user can issue READ FROM CACHE commands (03H/0BH/3BH/6BH/BBH/EBH) to read the data in the cache.




Figure 25. Block Erase Sequence Diagram






7.9 RESET OPERATIONS

The RESET (FFh) command stops all operations. For example, in case of a program or erase or read operation, the reset command can make the device enter the wait state.

7.9.1 RESET (FFh)

Figure 26. RESET (FFh) Diagram





SPI NAND XT26G01C

7.10 WRITE PROTECT

The write protection will be determined by the combination of CMP, INV, BP[2:0] bits in the Block Lock Register (A0).

The block lock feature provides the ability to protect the entire device, or ranges of blocks, from the PROGRAM and ERASE operations. After power-up, the device is in the "locked" state, i.e., feature bits BPO, BP1and BP2are set to 1, INV, CMP and BRWD are set to 0. To unlock all the blocks, or a range of blocks, the SET FEATURES command must be issued to alter the state of protection feature bits. When BRWD is set and WP# is LOW, none of the writable protection feature bits can be set. Also, when a PROGRAM/ERASE command is issued to a locked block, status bit OIP remains 0.When an ERASE command is issued to a locked block, the erase failure, 04H is returned. When a PROGRAM command is issued to a locked block, program failure, 08h is returned

Table7. Block Lock Register Block Protect Bits

CNAD INIV DD2 RD1 RD0 Protected Row Address

;
1
2
5
4
2
5

When WP# is not LOW, user can issue bellows commands to alter the protection states as want.

- Issue SET FEATURES register write (1FH)
- Issue the feature bit address (A0H) and the feature bits combination as the table





8. Status Register

The device has an 8-bit status register that software can read during the device operation for operation state query. The status register can be read by issuing the GET FEATURES (0FH) command, followed by the feature address C0h (see FEATURE OPERATION). The Output Driver Register can be set and read by issuing the SET FEATURES (0FH) and GET FEATURES command followed by the feature address D0h (see FEATURE OPERATION).

Table8. Status Register Bit Description

Bit	Bit Name	Description
ECCS3 ECCS2 ECCS1 ECCS0	ECC Status	ECCS provides ECC Status as follows: 0000b = No bit errors were detected during the previous read algorithm. 0001b = bit errors were detected and corrected, error bit number = 1. 0010b = bit errors were detected and corrected, error bit number = 2. 0011b = bit errors were detected and corrected, error bit number = 3. 0100b = bit errors were detected and corrected, error bit number = 4. 0101b = bit errors were detected and corrected, error bit number = 5. 0110b = bit errors were detected and corrected, error bit number = 6. 0111b = bit errors were detected and corrected, error bit number = 7. 1000b = bit errors were detected and corrected, error bit number = 8. 1111b = Bit errors greater than ECC capability (8 bits) and not corrected. Bit errors cannot be detected and corrected if their number exceeds the tolerance. ECCS is set to 0000b either following a RESET, or at the beginning of the READ. It is then updated after the device completes a valid READ operation. After power-on RESET, ECC status is set to reflect the contents of block 0, page 0.
P_FAIL	Program Fail	This bit indicates that a program failure has occurred (P_FAIL set to 1). It will also be set if the user attempts to program an invalid address or a protected region, including the OTP area. This bit is cleared during the PROGRAM EXECUTE command sequence or a RESET command (P_FAIL = 0).
E_FAIL	Erase Fail	This bit indicates that an erase failure has occurred (E_FAIL set to 1). It will also be set if the user attempts to erase a locked region. This bit is cleared (E_FAIL = 0) at the start of the BLOCK ERASE command sequence or the RESET command.
WEL	WRITE ENABLE Latch	This bit indicates the current status of the WRITE ENABLE latch (WEL) and must be set (WEL=1), prior to issuing a PROGRAM EXECUTE or BLOCK ERASE command. It is set by issuing the WRITE ENABLE command. WEL can also be disabled (WEL= 0), by issuing the WRITE DISABLE command.
OIP	Operation In Progress	This bit is set (OIP = 1) when a PROGRAM EXECUTE, PAGE READ, BLOCK ERASE, or RESET command is executing, indicating the device is busy. When the bit is 0, the interface is in the ready state.



9. OTP Region

The device offers a protected, One-Time Programmable NAND Flash memory area. Four full pages (2176 bytes per page) are available on the device, and the entire range is guaranteed to be good. Customers can use the OTP area any way they want, like programming serial numbers, or other data, for permanent storage. When delivered from factory, feature bit OTP PRT is 0.

To access the OTP feature, the user must issue the SET FEATURES command, followed by feature address B0h. When the OTP is ready for access, pages 00h–03h can be programmed in sequential order. The PROGRAM LOAD (02H) and PROGRAM EXECUTE (10H) commands can be used to program the pages. Also, the PAGE READ (13H) command and READ FROM CACHE (03h/0Bh/3Bh/6Bh/BBh/EBh) commands can be used to read the OTP area. The data bits used in feature address B0h to enable OTP access are shown in the table below.

9.1 OTP Access

To access OTP, perform the following command sequence:

- Issue the SET FEATURES command (1Fh)
- Set feature bit OTP EN
- Issue the PAGE PROGRAM (if OTP EN=1) or PAGE READ command

It is important to note that after bits 6 and 7 of the OTP register are set by the user, the OTP area becomes read-only and no further programming is supported. For OTP states, see the following table.

9.2 OTP Protect

- Issue the SET FEATURES command (1FH)
- Set feature bit OTP EN and OTP PRT
- 06H (WRITE ENABLE)
- Issue the PROGRAM EXECUTE (10H) command.

Table9. OTP States

OTP_PRT	OTP_EN	State
х	0	Normal Operation
0	1	Access OTP region
1	1	 When the device power on state OTP_PRT is 0, user can set feature bit OTP_PRT and OTP_EN to 1, then issue PROGRAM EXECUTE (10H) to lock OTP, and after that OTP_PRT will permanently remain 1. When the device power on state OTP_PRT is 1, user can only read the OTP region data.



10. Error Management

This NAND Flash device is specified to have the minimum number of valid blocks (NVB) of the total available blocks per die shown in the table below. This means the devices may have blocks that are invalid when shipped from the factory. An invalid block is one that contains at least one page that has more bad bits than can be corrected by the minimum required ECC. Additional bad blocks may develop with use. However, the total number of available blocks will not fall below NVB during the endurance life of the product.

Although NAND Flash memory devices may contain bad blocks, they can be used reliably in systems that provide bad-block management and error-correction algorithms. This ensures data integrity.

Internal circuitry isolates each block from other blocks, so the presence of a bad block does not affect the operation of the rest of the NAND Flash array.

NAND Flash devices are shipped from the factory erased. The factory identifies invalid blocks before shipping by programming the Bad Block Mark (00h) to the first spare area location in each bad block. This method is compliant with ONFI Factory Defect Mapping requirements. See the following table for the bad-block mark.

System software should initially check the first spare area location for non-FFh data on the first page of each block prior to performing any program or erase operations on the NAND Flash device. A bad-block table can then be created, enabling system software to map around these areas. Factory testing is performed under worst-case conditions. Because invalid blocks may be marginal, it may not be possible to recover the bad-block marking if the block is erased.

Table10. Error Management Details

Description	Requirement
Minimum number of valid blocks (NVB)	1004
Total available blocks per die	1024
First spare area location	Byte 2048
Bad-block mark	Non FFh



11. ECC Protection

The device offers data corruption protection by offering internal ECC. ECC is always on after device power up, so the default READ and PROGRAM commands operate with internal ECC in the "active" state.

During a PROGRAM operation, the device calculates an ECC code on the 2k page in the cache register, before the page is written to the NAND Flash array.

During a READ operation, the page data is read from the array to the cache register, where the ECC code is calculated and compared with the ECC code value read from the array. If error bits are detected, the error is corrected in the cache register. Only corrected data is output on the I/O bus. The ECC status bit indicates whether or not the error correction was successful. The ECC Protection table below shows the ECC protection scheme used throughout a page.

With internal ECC, the user must accommodate the following:

- Spare area definitions provided in the ECC Protection table below.
- ECC can protect according main and spare areas. WRITEs to the ECC area are ignored.

Table11. ECC Protection and Spare Area

Min Byte Address	Max Byte Address	ECC Protected	Number Of Bytes	Area	Description
000H	1FFH	Yes	512	Main 0	User data 0
200H	3FFH	Yes	512	Main 1	User data 1
400H	5FFH	Yes	512	Main 2	User data 2
600H	7FFH	Yes	512	Main 3	User data 3
800H	80FH	Yes	16	Spare 0	User meta data 0
810H	81FH	Yes	16	Spare 1	User meta data 1
820H	82FH	Yes	16	Spare 2	User meta data 2
830H	83FH	Yes	16	Spare 3	User meta data 3
840H	873H	Yes	52	Spare 4	Internal ECC parity data
874H	87FH	NO	12	Spare 5	User meta data 4







12. Application Notes And Comments

12.1 Addressing for program operation

Within a block, the pages must be programmed consecutively from the LSB (least significant bit) page of the block to the MSB (most significant bit) page of the block. Random page address programming is prohibited.





12.2 Several programming cycles on the same page (Partial Page Program)

ECC Parity Code is generated during Program operation on Main area (512 byte)+Spare area(16 byte). While using the Partial Page Program, the user must program the data to main field and spare field simultaneously by the definition of sector in section "ECC & Sector definition for ECC".

For Example, each segment can be programmed individually as follows:

	Main Area					Spare	e Area L	
	Address 0~511	Address 512~1023	Address 1023~1535	Address 1536~2047	Address 2048~2063	Address 2064~2079	Address 2080~2095	Address 2096~2111
1 st Programming	1 st Main	All1s		All 1s 1st			All 1 s	
2 nd Programming	All 1 s	2 nd Main	All1s		All 1 s 2 nd Spare		All 1 s	
3 rd Programming	All	1 s	3 rd Main	All 1 s	All	1 s	3 rd Spare	All 1 s
4 th Programming		All 1 s		4 th Main		All 1 s		4 th Spare
2								
Result	Data Pattern 1	Data Pattern 2		Data Pattern 4	Data Pattern 1	Data Pattern 2		Data Pattern 4

Number of partial program cycles in the same page must not exceed 4.





Do not turn off the power before the Write/Erase operation is complete. Avoid using the device when the battery is low. Power shortage and/or power failure before the Write/Erase operation is complete will cause loss of data and/or damage to data.



SPI NAND XT26G01C

13. Electrical Characteristics

13.1 Absolute Maximum Ratings

Operating T	-40°C to +85°C		
Storage Te	-65°C to +150°C		
Voltage on I/O Pin w	-0.3V to (VCC+0.3)V (<= 3.9V)		
V	V _{CC}		
Floring to the Disabour Welling	Human Body Model ⁽¹⁾	-4000V to +4000V	
Electrostatic Discharge Voltage	Charge Device Model ⁽²⁾	≥ 1000V	


Note:

- 1. JS-001-2017 (R=1500 ohms, C=100pF).
- 2. JS-002-2018.

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

13.2 Reflow Soldering Profile





13.3 Latch-Up Characteristics

	Min.	Max.		
Input Voltage with respect to GND on all power pins		1.5 VCCmax		
Input Current on all non-power pins	-200mA	+200mA		
Test conditions: VCC = VCCmax, one pin at a time (compliant to JEDEC JESD78 standard)				

13.4 Pin Capacitance

Applicable over recommended operating range from: $T_A = 25$ °C, f = 1 MHz.

Symbol	Test Condition	MAX.	Units	Conditions
C _{IN}	Input Capacitance	6	pF	VIN = 0V
C _{OUT} (1)	Output Capacitance	8	pF	VOUT = 0V

Note:

Characterized and is not 100% tested.





13.5 Power-on and Power-off Timing

Do not turn off the power before write/erase operation is complete. Avoid using the device when the battery is low. Power shortage and/or power failure before write/erase operation is complete will cause loss of data and/or damage to data.




Figure 27. Power-On Timing

Table12. Power-On Timing and Write Inhibit Threshold

		SPEC		
PARAMETER	SYMBOL	MIN.	MAX.	UNIT
VCC (min) to CS# Low	t _{VSL}	3		ms
Time Delay Before Write Instruction	t _{PUW}	6		ms
Write Inhibit Voltage	V _{WI}		2.5	V



13.6 DC Electrical Characteristics

Table13. DC Characteristics

Applicable over recommended operating range from: TA =-40 $^{\circ}$ C to 85 $^{\circ}$ C, VCC = 2.7V to 3.6 V, (unless otherwise noted)

CVA ADOL	PARAMETER	CONDITIONS		SPEC			
SYMBOL		CONDITIONS	MIN.	TYP.	MAX.	UNIT	
VCC	Supply Voltage		2.7		3.6	V	
ILI	Input Leakage Current Times				±10	μΑ	
ILO	Output Leakage Current				±10	μΑ	
ICC1	Standby Current	VCC=3.3V, CS# = VCC, VIN = VSS or VCC		180	1000	μΑ	
	Read Current			25	40	mA	
ICC	Program Current	CLK=0.1VCC/0.9VCC FCLK=104MHz		30	40	mA	
	Erase Current			25	40	mA	
VIL (1)	Input Low Voltage		-0.3		0.2VCC	V	
VIH	Input High Voltage		0.8VCC		VCC+0.3	٧	
VOL	Output Low Voltage	IOL = 1.6mA			0.4	V	
VOH	Output High Voltage	ΙΟΗ = -100 μΑ	VCC-0.2			٧	

Note:

VIL min and VIH max are reference only and are not tested.






13.7 AC Measurement Conditions

Table14. AC Measurement Conditions

		S	LINIT	
SYMBOL	PARAMETER	MIN.	MAX.	UNIT
CL	Load Capacitance		30	pF
TR, TF	Input Rise and Fall Times		5	ns
VIN	Input Pulse Voltages	0.2 V _{CC} to 0.8 V _{CC}		V
IN	Input Timing Reference Voltages	0.3 V _{CC} to 0.7 V _{CC}		V
OUT	Output Timing Reference Voltages	0.5V _{CC}		V

Figure 28. AC Measurement I/O Waveform



Sep 19, 2023 Rev 2.7 Page 48





13.8 AC Electrical Characteristics

Table15. AC Characteristics

Applicable over recommended operating range from: TA = -40° C to 85° C, VCC = 2.7V to 3.6V

	PARAMETER		SPEC		
SYMBOL		MIN.	TYP.	MAX.	UNIT
fC	Serial Clock Frequency for: all command			104	MHz
t CH ⁽¹⁾	Serial Clock High Time	4.5			ns
t CL ⁽¹⁾	Serial Clock Low Time	4.5			ns
t clch	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
t chcl	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
t _{SLCH}	CS# Active Setup Time	5			ns
t _{CHSH}	CS# Active Hold Time	5			ns
t _{SHCH}	CS# Not Active Setup Time	5			ns
t_{CHSL}	CS# Not Active Hold Time	5			ns
t_{SHSL}/t_{CS}	CS# High Time	20			ns
t shqz	Output Disable Time			10	ns
t_{CLQX}	Output Hold Time	0			ns
t_{DVCH}	Data In Setup Time	2			ns
t_{CHDX}	Data In Hold Time	3			ns
t _{HLCH}	HOLD# Low Setup Time (relative to CLK)	5			ns
t _{HHCH}	HOLD# High Setup Time (relative to CLK)	5			ns
t _{CHHH}	HOLD# Low Hold Time (relative to CLK)	5			ns
t _{CHHL}	HOLD# High Hold Time (relative to CLK)	5			ns
thlaz	HOLD# Low to High-Z Output			15	ns
tннох	HOLD# High to Low-Z Output			15	ns
t _{CLQV}	Output Valid from CLK			8	ns
t _{WHSL}	WP# Setup Time before CS# Low	20			ns
t _{SHWL}	WP# Hold Time after CS# High	100			ns

Note:

- 1. Maximum Serial Clock Frequencies are measured results picked at the falling edge.
- 2. TCH1+TCL1 >= 1 / fC; characterized and not 100% tested.





Table16. Performance Timing

SYMBOL	PARAMETER	SPEC			UNIT
		MIN.	TYP.	MAX.	
trst	CS# High to Next Command After Reset (FFh) from Idle/Program/Read			50	μs
trst	CS# High to Next Command After Reset (FFh) from Erase			550	μs
trd	Page Read From Array (with ECC)		125	200	μs
tprog	Page Program(with ECC)		360	800	μs
ters	Block Erase		4	10	ms





14. SPI Serial Timing

Figure 29. Serial Input Timing




Figure 30. Serial Output Timing




Figure 31. Hold Timing






Figure 32. WP Timing








15. Ordering Information





16. Package Information

16.1 8-Pad WSON8 (8*6mm)




SYMBOL	MILLIMETER			
STIVIBUL	MIN	NOM	MAX	
Α	0.70	0.75	0.80	
A1	0.00	0.02	0.05	
b	0.35 0.40		0.45	
b1	0.25REF			
С	0.18	0.20	0.25	
D	7.90	8.00	8.10	
Nd	3.81BSC			
e	1.27BSC			
E	5.90	6.00	6.10	
D2	3.30	3.40	3.50	
E2	4.20	4.30	4.40	
L	0.45	0.50	0.55	
h	0.30	0.35	0.40	





16.2 BGA 24 (8*6mm)



CVNAROL	MILLIMETER				
SYMBOL	MIN	NOM	MAX		
Α	0.98	1.06	1.14		
A1	0.25	0.30	0.35		
A2	0.71	0.76	0.81		
А3	0.53 BASIC				
С	0.20	0.23	0.26		
D	7.90 8.00		8.10		
D1	5.00 BASIC				
E	5.90	6.00	6.10		
E1	3.00 BASIC				
е	1.00 BASIC				
b	0.35 0.40 0.		0.45		
L	1.30 REF				
aaa	0.10				
ccc	0.15				
ddd	0.10				
eee	0.15				
fff		0.10			



17. Revision History

Version No.	Description	Date	
1.0	Preliminary	Apr-18-2020	
1.1	Update DC parameters	May-28-2020	
1.2	Update ECC_EN bit of feature (B0h [4])	Dec-28-2020	
1.3	Update maximum ratings, write inhibit voltage and status register layout	Jan-29-2021	
1.4	Update as ECC always on	Feb-27-2021	
1.5	Update OIP bit description	Mar-30-2021	
1.6	Update package information	Apr-27-2021	
1.7	Update EBh dummy byte in command table	Jun-8-2021	
1.8	Update standby current value	Jul-12-2021	
1.9	Update storage temperature	Sep-7-2021	
2.0	Revise the AC Characteristics description and add WP Timing	Dec-3-2021	
2.0	Update the max. value of Standby Current、tRST、tRD and tPROG	DCC 3 2021	
2.1	Revise the min. Value of tvsL	Dec-28-2021	
2.1	Update DS_IO[1] and DS_IO[0] description	Dec-28-2021	
	Corrected default value of IO drive strength from 50% to 25%		
	Added "12. Application Notes And Comments" chapter		
2.2	Adjusted ILI/ILO max from ±2μA to ±10μA	Jun-24-2022	
2.2	tPROG typical from 350μs to 360μs	Jun-24-2022	
	tPROG max from 550μs to 800μs		
	Added Note1 after "13.6 AC Electrical Characteristics"		
2.3	Update typo on command set table page from A15-A7 to A15-A8	Oct-18-2022	
2.4	Added BGA24 Package	Mar-28-2023	
2.5	Correct the typo for BGA24 pin description	Apr-15-2023	
2.6	Add MSL level description and ESD/Latch UP results	May-16-2023	
2.7	Add ESD-CDM and Reflow Soldering Profile	Sep-19-2023	



SPI NAND XT26G01C

芯天下技术股份有限公司

XTX Technology Inc.

Tel: (86 755) 28229862 Fax: (86 755) 28229847

Web Site: http://www.xtxtech.com/ Technical Contact: fae@xtxtech.com

Sep 19, 2023 Rev 2.7 Page 56

^{*} Information furnished is believed to be accurate and reliable. However, XTX Technology Inc. assumes no responsibility for the consequences of use of such information or for any infringement of patents of other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of XTX Technology Inc. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. XTX Technology Inc. products are not authorized for use as critical components in life support devices or systems without express written approval of XTX Technology Inc. The XTX logo is a registered trademark of XTX Technology Inc. All other names are the property of their respective own.