

Description

The SX1N65D is silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency.


General Features

$V_{DS} = 650V$ $I_D = 1.1A$


$R_{DS(ON)} < 12\Omega$ @ $V_{GS}=10V$

Application

LED



TO-252-3L



Absolute Maximum Ratings ($T_c=25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Value	Unit
V_{DSS}	Drain-Source Voltage ($V_{GS} = 0V$)	650	V
I_D	Continuous Drain Current	1.2	A
I_{DM}	Pulsed Drain Current (note1)	6.0	A
V_{GS}	Gate-Source Voltage	± 30	V
E_{AS}	Single Pulse Avalanche Energy (note2)	25	mJ
P_D	Power Dissipation ($T_c = 25^{\circ}C$)	3	W
T_J, T_{stg}	Operating Junction and Storage Temperature Range	$-55 \sim +150$	$^{\circ}C$
R_{thJC}	Thermal Resistance, Junction-to-Case	5	$^{\circ}C/W$
R_{thJA}	Thermal Resistance, Junction-to-Ambient	62.5	$^{\circ}C/W$

Electrical Characteristics (T_J=25°C, unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = 250μA	650	700	--	V
VGS(th)	Gate-Source Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	2.0	3.0	4.0	V
RDS(on)	Drain-Source On-Resistance	V _{GS} = 10V, I _D = 0.5A	--	9	12	Ω
IDSS	Zero Gate Voltage Drain Current	V _{DS} =650V, V _{GS} = 0V, T _J = 25°C	--	--	1	μA
		V _{DS} =520V, V _{GS} = 0V, T _J = 125°C	--	--	100	
IGSS	Gate-Source Leakage	V _{GS} = ±30V	--	--	±100	nA
C _{iss}	Input Capacitance	V _{GS} = 0V, V _{DS} =25V, f=1.0MHz	--	139	--	pF
C _{oss}	Output Capacitance		--	17	--	
C _{rss}	Reverse Transfer Capacitance		--	2	--	
Q _g	Total Gate Charge	V _{DD} =350V, I _D =0.8A, V _{GS} =10V	--	5.3	--	nC
Q _{gs}	Gate-Source Charge		--	0.7	--	
Q _{gd}	Gate-Drain Charge		--	2.6	--	
td(on)	Turn-on Delay Time	V _{DD} =350V, I _D =0.8A, R _G =25Ω	--	6	--	ns
t _r	Turn-on Rise Time		--	4.5	--	
td(off)	Turn-off Delay Time		--	27	--	
t _f	Turn-off Fall Time		--	16	--	
I _S	Continuous Body Diode Current	T _C =25°C	--	--	1.2	A
ISM	Pulsed Diode Forward Current		--	--	6.0	
t _{rr}	Reverse Recovery Time	V _{GS} = 0V, I _S =0.8A, di _F /dt = 100A/μs	--	65	--	ns
Q _{rr}	Reverse Recovery Charge		--	101	--	μC
V _{SD}	Body Diode Voltage	T _J = 25°C, I _{SD} = 0.8A, V _{GS} = 0V	--	--	1.5	V

Note :

- 1、The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2、The test condition is Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 1%
- 3、The power dissipation is limited by 150°C junction temperature
- 4、The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.

Typical Characteristics




Figure1: Typical Output Characteristics ($T_c=25^\circ\text{C}$)




Figure2: On-Resistance Vs. Temperature




Figure3: Drain to Source ON Resistance vs Drain Current




Figure4: Drain to Source on Resistance vs Junction Temperature




Figure5: Capacitance vs Drain to Source Voltage




Figure6: Gate Charge vs Gate to Source Voltage

Typical Characteristics




Figure5: Safe Operating Area





Figure6:Maximum Effective Thermal Impedance , Junction to Ambient

Package Mechanical Data-TO-252-3L



Symbol	Dim in mm		
	Min	Typ	Max
A	2.1	2.3	2.5
A1	0	0.064	0.128
b	0.64	0.75	0.86
c	0.45	0.52	0.6
D	6.4	6.6	6.8
D1	5.33REF		
D2	4.83REF		
D3	5.25REF		
E	5.9	6.1	6.3
e	2.286TYP		
L	9.8	10.1	10.4
L1	2.888REF		
L2	1.4	1.5	1.7
L3	1.65REF		
L4	0.6	0.8	1
φ	1.1	1.2	1.3
θ	0°		10°
θ1	5°		10°
θ2	5°		10°

Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
TAPING	TO-252-3L		2500