SCBS110B - AUGUST 1992 - REVISED JUNE 1993

- Members of the Texas Instruments
 SCOPE™ Family of Testability Products
- Members of the Texas Instruments Widebus™ Family
- Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- SCOPE™ Instruction Set
 - IEEE Standard 1149.1-1990 Required Instructions and P1149.1A CLAMP and HIGHZ
 - Parallel Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation From Outputs
 - Sample inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Packaged in Plastic 300-mil Shrink Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Spacings

description

The SN54ABT18245 and SN74ABT18245 scan test devices with 18-bit bus transceivers are members of the Texas Instruments SCOPE™ testability IC family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

SN54ABT18245...WD PACKAGE SN74ABT18245...DL PACKAGE (TOP VIEW)

		1 7
1DIR [1 ~	56 10E
1B1 🛚	2	55 🛭 1A1
1B2 🗓	3	54]] 1A2
GND [4	53 GND
1B3 🛚		52 1A3
1B4 🛚	6	51 🛭 1A4
V _{CC}	7	50 🛮 V _{CC}
1B5 🛭		49 🛮 1A5
1B6 🛚	9	48 🛮 1A6
1B7 🛛	10	47 🛮 1A7
GND [11	46 🛮 GND
1B8 🛭	12	45 🛮 1A8
1B9 🗓	13	44 🛮 1A9
2B1 🗓	14	43 2A1
2B2 🛚	15	42] 2A2
2B3 🛚	16	41 2A3
2B4 🛚	17	40 🛮 2A4
GND	18	39 GND
2B5	19	38 🛮 2A5
2B6 🗓	20	37 2 A6
2B7		36 2A7
v _{cc} []	22	35 V _{CC}
2B8[]		34 2A8
2B9 🛚		33 🛮 2A9
GND[]		32 GND
2DIR[26	31 2 0 E
TDO		30 [] TDI
тмѕ[]	28	29 TCK

In the normal mode, these devices are 18-bit noninverting bus transceivers. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE ™ bus transceivers.

Data flow is controlled by the direction-control (DIR) and output-enable (\overline{OE}) inputs. Data transmission is allowed from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at DIR. The output-enable (\overline{OE}) can be used to disable the device so that the buses are effectively isolated.

In the test mode, the normal operation of the SCOPE™ bus transceivers is inhibited and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry can perform boundary scan test operations according to the protocol described in IEEE Standard 1149.1-1990.

SCOPE, Widebus, and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SCBS110B - AUGUST 1992 - REVISED JUNE 1993

description (continued)

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry can perform other testing functions such as parallel signature analysis on data inputs and pseudo-random pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.


The SN74ABT18245 is available in Tl's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT18245 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ABT18245 is characterized for operation from -40° C to 85°C.

FUNCTION TABLE (normal mode, each 9-bit section)

(11011114	,	oudii o bit oodiidiiy				
INP	UTS	OPERATION				
ŌĒ	DIR					
L	L	B data to A bus				
L	н	A data to B bus				
н	X	Isolation				

functional block diagram





Terminal Functions

PIN NAME	DESCRIPTION
GND	Ground
тск	Test clock. One of four pins required by IEEE Standard 1149.1-1990. Test operations of the device are synchronous to the test clock. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four pins required by IEEE Standard 1149.1-1990. The test data input is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four pins required by IEEE Standard 1149.1-1990. The test data output is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four pins required by IEEE Standard 1149.1-1990. The test mode select input directs the device through its test access port (TAP) controller states. An internal pullup forces TMS to a high level if left unconnected.
Vcc	Supply voltage
1A1-1A9, 2A1-2A9	Normal-function A-bus I/O ports. See function table for normal-mode logic.
1B1-1B9, 2B1-2B9	Normal-function B-bus I/O ports. See function table for normal-mode logic.
1DIR, 2DIR	Normal-function direction controls. See function table for normal-mode logic.
10E, 20E	Normal-function output enables. See function table for normal-mode logic.

test architecture

Serial test information is conveyed by means of a 4-wire test bus or test access port (TAP), that conforms to IEEE Standard 1149.1-1990. Test instructions, test data, and test control signals are all passed along this serial test bus. The TAP controller monitors two signals from the test bus, namely TCK and TMS. The function of the TAP controller is to extract the synchronization (TCK) and state control (TMS) signals from the test bus and generate the appropriate on-chip control signals for the test structures in the device. Figure 1 shows the TAP controller state diagram.

The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK and output data changes on the falling edge of TCK. This scheme ensures that data to be captured is valid for fully one-half of the TCK cycle.

The functional block diagram illustrates the IEEE Standard 1149.1-1990 4-wire test bus and boundary-scan architecture and the relationship between the test bus, the TAP controller, and the test registers. As illustrated, the device contains an 8-bit instruction register and four test data registers: a 44-bit boundary-scan register, a 3-bit boundary-control register, a 1-bit bypass register, and a 32-bit device identification register.




Figure 1. TAP Controller State Diagram



SCBS110B - AUGUST 1992 - REVISED JUNE 1993

state diagram description

The test access port (TAP) controller is a synchronous finite state machine that provides test control signals throughout the device. The state diagram is illustrated in Figure 1 and is in accordance with IEEE Standard 1149.1-1990. The TAP controller proceeds through its states based on the level of TMS at the rising edge of TCK.

As illustrated, the TAP controller consists of sixteen states. There are six stable states (indicated by a looping arrow in the state diagram) and ten unstable states. A stable state is defined as a state the TAP controller can retain for consecutive TCK cycles. Any state that does not meet this criterion is an unstable state.

There are two main paths though the state diagram: one to access and control the selected data register and one to access and control the instruction register. Only one register can be accessed at a time.

Test-Logic-Reset

The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers can also be reset to their power-up values.

The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left unconnected or if a board defect causes it to be open circuited.

For the 'ABT18245, the instruction register is reset to the binary value 10000001, which selects the IDCODE instruction. Each bit in the boundary-scan register is reset to logic 0. The boundary-control register is reset to the binary value 010, which selects the PSA test operation.

Run-Test/Idle

The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test operations. The Run-Test/Idle state can also be entered following data register or instruction register scans. Run-Test/Idle is provided as a stable state in which the test logic can be actively running a test or can be idle.

The test operations selected by the boundary-control register are performed while the TAP controller is in the Run-Test/Idle state.

Select-DR-Scan, Select-IR-Scan

No specific function is performed in the Select-DR-Scan and Select-IR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states are provided to allow the selection of either data register scan or instruction register scan.

Capture-DR

When a data register scan is selected, the TAP controller must pass through the Capture-DR state. In the Capture-DR state, the selected data register can capture a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK upon which the TAP controller exits the Capture-DR state.

Shift-DR

Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic level present in the least significant bit of the selected data register.

While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-DR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR). The last shift occurs on the rising edge of TCK upon which the TAP controller exits the Shift-DR state.



state diagram description (continued)

Exit1-DR, Exit2-DR

The Exit1-DR and Exit2-DR states are temporary states used to end a data register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register.

On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

Pause-DR

No specific function is performed in the stable Pause-DR state, in which the TAP controller can remain indefinitely. The Pause-DR state provides the capability of suspending and resuming data register scan operations without loss of data.

Update-DR

If the current instruction calls for the selected data register to be updated with current data, such update occurs on the falling edge of TCK following entry to the Update-DR state.

Capture-IR

When an instruction register scan is selected, the TAP controller must pass through the Capture-IR state. In the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK upon which the TAP controller exits the Capture-IR state.

For the 'ABT18245, the status value loaded in the Capture-IR state is the fixed binary value 10000001.

Shift-IR

Upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic level present in the least significant bit of the instruction register.

While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-IR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-IR to Shift-IR or from Exit2-IR to Shift-IR). The last shift occurs on the rising edge of TCK upon which the TAP controller exits the Shift-IR state.

Exit1-IR. Exit2-IR

The Exit1-IR and Exit2-IR states are temporary states used to end an instruction register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register.

On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

Pause-IR

No specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state provides the capability of suspending and resuming instruction register scan operations without loss of data.

Update-IR

The current instruction is updated and takes effect on the falling edge of TCK following entry to the Update-IR state.



SCBS110B - AUGUST 1992 - REVISED JUNE 1993

register overview

With the exception of the bypass and device identification registers, any test register can be thought of as a serial shift register with a shadow latch on each bit. The bypass and device identification registers differ in that they contain only a shift register. During the appropriate capture state (Capture-IR for instruction register, Capture-DR for data registers), the shift register can be parallel loaded from a source specified by the current instruction. During the appropriate shift state (Shift-IR or Shift-DR), the contents of the shift register are shifted out from TDO while new contents are shifted in at TDI. During the appropriate update state (Update-IR or Update-DR), the shadow latches are updated from the shift register.

instruction register description

The instruction register (IR) is eight bits long and is used to tell the device what instruction is to be executed. Information contained in the instruction includes the mode of operation (either normal mode, in which the device performs its normal logic function, or test mode, in which the normal logic function is inhibited or altered), the test operation to be performed, which of the four data registers is to be selected for inclusion in the scan path during data register scans, and the source of data to be captured into the selected data register during Capture-DR.

Table 3 lists the instructions supported by the 'ABT18245. The even-parity feature specified for SCOPE™ devices is supported in this device. Bit 7 of the instruction opcode is the parity bit. Any instructions that are defined for SCOPE™ devices but are not supported by this device default to BYPASS.

During Capture-IR, the IR captures the binary value 10000001. As an instruction is shifted in, this value is shifted out via TDO and can be inspected as verification that the IR is in the scan path. During Update-IR, the value that has been shifted into the IR is loaded into shadow latches. At this time, the current instruction is updated and any specified mode change takes effect. At power up or in the Test-Logic-Reset state, the IR is reset to the binary value 10000001, which selects the IDCODE instruction.

The instruction register order of scan is illustrated in Figure 2.




Figure 2. Instruction Register Order of Scan

data register description

boundary-scan register

The boundary-scan register (BSR) is 44 bits long. It contains one boundary-scan cell (BSC) for each normal-function input pin, one BSC for each normal-function I/O pin (one single cell for both input data and output data), and one BSC for each of the internally decoded output-enable signals (10EA, 20EA, 10EB, 20EB). The BSR is used 1) to store test data that is to be applied externally to the device output pins, and/or 2) to capture data that appears internally at the outputs of the normal on-chip logic and/or externally at the device input pins.

The source of data to be captured into the BSR during Capture-DR is determined by the current instruction. The contents of the BSR can change during Run-Test/Idle as determined by the current instruction. At power up or in Test-Logic-Reset, the value of each BSC is reset to logic 0.

When external data is to be captured, the BSCs for signals 10EA, 20EA, 10EB, and 20EB capture logic values determined by the following positive-logic equations: $10EA = 10E \bullet 1DIR$, $20EA = 20E \bullet 2DIR$, $10EB = 10E \bullet DIR$, and $20EB = 20E \bullet DIR$. When data is to be applied externally, these BSCs control the drive state (active or high impedance) of their respective outputs.

The boundary-scan register order of scan is from TDI through bits 43-0 to TDO. Table 1 shows the boundary-scan register bits and their associated device pin signals.

BSR BIT NUMBER	DEVICE SIGNAL								
43	20EB	35	2A9-I/O	26	1A9-I/O	17	2B9-I/O	8	1B9-I/O
42	10EB	34	2A8-I/O	25	1A8-I/O	16	2B8-I/O	7	1B8-I/O
41	20EA	33	2A7-I/O	24	1A7-I/O	15	2B7-I/O	6	1B7-I/O
40	10EA	32	2A6-I/O	23	1A6-I/O	14	2B6-I/O	5	1B6-I/O
39	2DIR	31	2A5-I/O	22	1A5-I/O	13	2B5-I/O	4	1B5-I/O
38	1DIR	30	2A4-I/O	21	1A4-I/O	12	2B4-I/O	3	1B4-I/O
37	2 OE	29	2A3-I/O	20	1A3-I/O	11	2B3-I/O	2	1B3-I/O
36	1ŌĒ	28	2A2-I/O	19	1A2-I/O	10	2B2-I/O	1	1B2-I/O
	_	27	2A1-I/O	18	1A1-I/O	9	2B1-I/O	0	1B1-I/O

Table 1. Boundary-Scan Register Configuration

boundary-control register

The boundary-control register (BCR) is three bits long. The BCR is used in the context of the RUNT instruction to implement additional test operations not included in the basic SCOPE™ instruction set. Such operations include pseudo-random pattern generation (PRPG), parallel signature analysis (PSA), and binary count up (COUNT). Table 4 shows the test operations that are decoded by the BCR.

During Capture-DR, the contents of the BCR are not changed. At power up or in Test-Logic-Reset, the BCR is reset to the binary value 010, which selects the PSA test operation.

The boundary-control register order of scan is illustrated in Figure 3.




Figure 3. Boundary-Control Register Order of Scan



SCBS110B - AUGUST 1992 - REVISED JUNE 1993

data register description (continued)

bypass register

The bypass register is a 1-bit scan path that can be selected to shorten the length of the system scan path, reducing the number of bits per test pattern that must be applied to complete a test operation.

During Capture-DR, the bypass register captures a logic 0. The bypass register order of scan is illustrated in Figure 4.




Figure 4. Bypass Register Order of Scan

device identification register

The device identification register (IDR) is 32 bits long. It can be selected and read to identify the manufacturer, part number, and version of this device.

During Capture-DR, the binary value 00000000000000001011000000101111 (0000502F, hex) is captured in the device identification register to identify this device as Texas Instruments SN54/74ABT18245, version 0.

The device identification register order of scan is from TDO through bits 31–0 to TDO. Table 2 shows the device identification register bits and their significance.

Table 2. Series Identification (1995)										
IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE					
31	VERSION3	27	PARTNUMBER15	11	MANUFACTURER10†					
30	VERSION2	26	PARTNUMBER14	10	MANUFACTURER09†					
29	VERSION1	25	PARTNUMBER13	9	MANUFACTURER08†					
28	VERSION0	24	PARTNUMBER12	8	MANUFACTURER07†					
		23	PARTNUMBER11	7	MANUFACTURER06†					
		22	PARTNUMBER10	6	MANUFACTURER05†					
		21	PARTNUMBER09	5	MANUFACTURER04†					
		20	PARTNUMBER08	4	MANUFACTURER03†					
		19	PARTNUMBER07	3	MANUFACTURER02†					
		18	PARTNUMBER06	2	MANUFACTURER01†					
		17	PARTNUMBER05	1	MANUFACTURER00†					
		16	PARTNUMBER04	0	LOGIC1 [†]					
	_	15	PARTNUMBER03							
		14	PARTNUMBER02	_						
_ ′		13	PARTNUMBER01							
<u> </u>	-	12	PARTNUMBER00	_	_					

Table 2. Device Identification Register Configuration

[†] Note that for TI products, bits 11–0 of the device identification register always contains the binary value 000000101111 (02F, hex).

SCBS110B - AUGUST 1992 - REVISED JUNE 1993

Table 3. Instruction Register Opcodes

BINARY CODE [†] BIT 7 → BIT 0 MSB → LSB	SCOPE OPCODE	DESCRIPTION	SELECTED DATA REGISTER	MODE
00000000	EXTEST	Boundary scan	Boundary scan	Test
10000001	IDCODE	Identification read	Device identification	Normal
10000010	SAMPLE/PRELOAD	Sample boundary	Boundary scan	Normal
00000011	BYPASS‡	Bypass scan	Bypass	Normal
10000100	BYPASS‡	Bypass scan	Bypass	Normal
00000101	BYPASS‡	Bypass scan	Bypass	Normal
00000110	HIGHZ	Control boundary to high impedance	Bypass	Modified test
10000111	CLAMP	Control boundary to 1/0	Bypass	Test
10001000	BYPASS [‡]	Bypass scan	Bypass	Normal
00001001	RUNT	Boundary run test	Bypass	Test
00001010	READBN	Boundary read	Boundary scan	Normal
10001011	READBT	Boundary read	Boundary scan	Test
00001100	CELLTST	Boundary self test	Boundary scan	Normal
10001101	TOPHIP	Boundary toggle outputs	Bypass	Test
10001110	SCANCN	Boundary-control register scan	Boundary control	Normal
00001111	SCANCT	Boundary-control register scan	Boundary control	Test
All others	BYPASS	Bypass scan	Bypass	Normal

[†] Bit 7 is used to maintain even parity in the 8-bit instruction.

instruction register opcode description

The instruction register opcodes are shown in Table 3. The following descriptions detail the operation of each instruction.

boundary scan

This instruction conforms to the IEEE Standard 1149.1-1990 EXTEST instruction. The boundary-scan register is selected in the scan path. Data appearing at the device input and I/O pins is captured in the associated BSCs. Data that has been scanned into the input BSCs is applied to the inputs of the normal on-chip logic, while data scanned into the I/O BSCs for pins in the output mode is applied to the device I/O pins. Data present at the device I/O pins is passed through the I/O BSCs to the normal on-chip logic. For I/O pins, the operation of a pin as input or output is determined by the contents of the output-enable BSCs (bits 43–40 of the BSR). When a given output enable is active (logic 1), the associated I/O pins operate in the output mode. Otherwise, the I/O pins operate in the input mode. The device operates in the test mode.

identification read

This instruction conforms to the IEEE Standard 1149.1-1990 IDCODE instruction. The device identification register is selected in the scan path. The device operates in the normal mode.

sample boundary

This instruction conforms to the IEEE Standard 1149.1-1990 SAMPLE/PRELOAD instruction. The boundary-scan register is selected in the scan path. Data appearing at the device input pins and I/O pins in the input mode is captured in the associated BSCs, while data appearing at the outputs of the normal on-chip logic is captured in the BSCs associated with I/O pins in the output mode. The device operates in the normal mode.



[‡] The BYPASS instruction is executed in lieu of a SCOPE™ instruction that is not supported in the 'ABT18245.

SCBS110B - AUGUST 1992 - REVISED JUNE 1993

instruction register opcode description (continued)

bypass scan

This instruction conforms to the IEEE Standard 1149.1-1990 BYPASS instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the normal mode.

control boundary to high impedance

This instruction conforms to the IEEE P1149.1A HIGHZ instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in a modified test mode in which all device I/O pins are placed in the high-impedance state, the device input pins remain operational, and the normal on-chip logic function is performed.

control boundary to 1/0

This instruction conforms to the IEEE P1149.1A CLAMP instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the input BSCs is applied to the inputs of the normal on-chip logic, while data in the I/O BSCs for pins in the output mode is applied to the device I/O pins. The device operates in the test mode.

boundary run test

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the test mode. The test operation specified in the boundary-control register is executed during Run-Test/Idle. The five test operations decoded by the boundary-control register are: sample inputs/toggle outputs (TOPSIP), pseudo-random pattern generation (PRPG), parallel signature analysis (PSA), simultaneous PSA and PRPG (PSA/PRPG), and simultaneous PSA and binary count up (PSA/COUNT).

boundary read

The boundary-scan register is selected in the scan path. The value in the boundary-scan register remains unchanged during Capture-DR. This instruction is useful for inspecting data after a PSA operation.

boundary self test

The boundary-scan register is selected in the scan path. All BSCs capture the inverse of their current values during Capture-DR. In this way, the contents of the shadow latches can be read out to verify the integrity of both shift register and shadow latch elements of the boundary-scan register. The device operates in the normal mode.

boundary toggle outputs

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK in Run-Test/Idle and is then updated in the shadow latches and thereby applied to the associated device I/O pins on each falling edge of TCK in Run-Test/Idle. Data in the input-mode BSCs remains constant. Data appearing at the device input or I/O pins is not captured in the input-mode BSCs. The device operates in the test mode.

boundary-control register scan

The boundary-control register is selected in the scan path. The value in the boundary-control register remains unchanged during Capture-DR. This operation must be performed prior to a boundary run test operation in order to specify which test operation is to be executed.



Table 4. Boundary-Control Register Opcodes

BINARY CODE BIT 2 → BIT 0 MSB → LSB	DESCRIPTION
X00	Sample inputs/toggle outputs (TOPSIP)
X01	Pseudo-random pattern generation/36-bit mode (PRPG)
X10	Parallel signature analysis/36-bit mode (PSA)
011	Simultaneous PSA and PRPG/18-bit mode (PSA/PRPG)
111	Simultaneous PSA and binary count up/18-bit mode (PSA/COUNT)

boundary-control register opcode description

The boundary-control register opcodes are decoded from BCR bits 2-0 as shown in Table 4. The selected test operation is performed while the RUNT instruction is executed in the Run-Test/Idle state. The following descriptions detail the operation of each BCR instruction and illustrate the associated PSA and PRPG algorithms.

In general, while the control input BSCs (bits 43-36) are not included in the toggle, PSA, PRPG, or COUNT algorithms, the output-enable BSCs (bits 43-40 of the BSR) control the drive state (active or high impedance) of the selected device output pins. These BCR instructions are only valid when both bytes of the device are operating in one direction of data flow (that is, 10EA ≠ 10EB and 20EA ≠ 20EB) and in the same direction of data flow (that is, 10EA = 20EA and 10EB = 20EB). Otherwise, the bypass instruction is operated.

sample inputs/toggle outputs (TOPSIP)

Data appearing at the selected device input-mode I/O pins is captured in the shift-register elements of the associated BSCs on each rising edge of TCK. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK.

pseudo-random pattern generation (PRPG)

A pseudo-random pattern is generated in the shift-register elements of the selected BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device output-mode I/O pins on each falling edge of TCK. Figures 5 and 6 illustrate the 36-bit linear-feedback shift-register algorithms through which the patterns are generated. An initial seed value should be scanned into the boundary-scan register prior to performing this operation. A seed value of all zeroes will not produce additional patterns.




Figure 5. 36-Bit PRPG Configuration (10EA = 20EA = 0, 10EB = 20EB = 1)

SCBS110B - AUGUST 1992 - REVISED JUNE 1993




Figure 6. 36-Bit PRPG Configuration (10EA = 20EA = 1, 10EB = 20EB = 0)

boundary-control register opcode description (continued)

parallel signature analysis (PSA)

Data appearing at the selected device input-mode I/O pins is compressed into a 36-bit parallel signature in the shift-register elements of the selected BSCs on each rising edge of TCK. Data in the shadow latches of the selected output-mode BSCs remains constant and is applied to the associated device I/O pins. Figures 7 and 8 illustrate the 36-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the boundary-scan register prior to performing this operation.




Figure 7. 36-Bit PSA Configuration (10EA = 20EA = 0, 10EB = 20EB = 1)

SCBS110B - AUGUST 1992 - REVISED JUNE 1993




Figure 8. 36-Bit PSA Configuration (10EA = 20EA = 1, 10EB = 20EB = 0)

boundary-control register opcode description (continued)

simultaneous PSA and PRPG (PSA/PRPG)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit pseudo-random pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 9 and 10 illustrate the 18-bit linear-feedback shift-register algorithms through which the signature and patterns are generated. An initial seed value should be scanned into the boundary-scan register prior to performing this operation. A seed value of all zeroes will not produce additional patterns.




Figure 9. 18-Bit PSA/PRPG Configuration (10EA = 20EA = 0, 10EB = 20EB = 1)

SCBS110B - AUGUST 1992 - REVISED JUNE 1993




Figure 10. 18-Bit PSA/PRPG Configuration (10EA = 20EA = 1, 10EB = 20EB = 0)

boundary-control register opcode description (continued)

simultaneous PSA and binary count up (PSA/COUNT)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit binary count-up pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 11 and 12 illustrate the 18-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the boundary-scan register prior to performing this operation.




Figure 11. 18-Bit PSA/COUNT Configuration (10EA = 20EA = 0, 10EB = 20EB = 1)




Figure 12. 18-Bit PSA/COUNT Configuration (10EA = 20EA = 1, 10EB = 20EB = 0)

SCBS110B - AUGUST 1992 - REVISED JUNE 1993

timing description

All test operations of the 'ABT18245 are synchronous to the test clock (TCK). Data on the TDI, TMS, and normal-function inputs is captured on the rising edge of TCK. Data appears on the TDO and normal-function output pins on the falling edge of TCK. The TAP controller is advanced through its states (as illustrated in Figure 1) by changing the value of TMS on the falling edge of TCK and then applying a rising edge to TCK.

A simple timing example is illustrated in Figure 13. In this example, the TAP controller begins in the Test-Logic-Reset state and is advanced through its states as necessary to perform one instruction register scan and one data register scan. While in the Shift-IR and Shift-DR states, TDI is used to input serial data, and TDO is used to output serial data. The TAP controller is then returned to the Test-Logic-Reset state. Table 5 explains the operation of the test circuitry during each TCK cycle.

Table 5. Explanation of Timing Example

TCK CYCLE(S)	TAP STATE AFTER TCK	DESCRIPTION
1	Test-Logic-Reset	TMS is changed to a logic 0 value on the falling edge of TCK to begin advancing the TAP controller toward the desired state.
2	Run-Test/Idle	
3	Select-DR-Scan	
4	Select-IR-Scan	
5	Capture-IR	The IR captures the 8-bit binary value 10000001 on the rising edge of TCK as the TAP controller exits the Capture-IR state.
6	Shift-IR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
7–13	Shift-IR	One bit is shifted into the IR on each TCK rising edge. With TDI held at a logic 1 value, the 8-bit binary value 11111111 is serially scanned into the IR. At the same time, the 8-bit binary value 10000001 is serially scanned out of the IR via TDO. In TCK cycle 13, TMS is changed to a logic 1 value to end the instruction register scan on the next TCK cycle. The last bit of the instruction is shifted as the TAP controller advances from Shift-IR to Exit1-IR.
14	Exit1-IR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
15	Update-IR	The IR is updated with the new instruction (BYPASS) on the falling edge of TCK.
16	Select-DR-Scan	
17	Capture-DR	The bypass register captures a logic 0 value on the rising edge of TCK as the TAP controller exits the Capture-DR state.
18	Shift-DR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
19-20	Shift-DR	The binary value 101 is shifted in via TDI, while the binary value 010 is shifted out via TDO.
21	Exit1-DR	TDO becomes mactive (goes to the high-impedance state) on the falling edge of TCK.
22	Update-DR	In general, the selected data register is updated with the new data on the falling edge of TCK.
23	Select-DR-Scan	
24	Select-IR-Scan	
25	Test-Logic-Reset	Test operation completed




Figure 13. Timing Example

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	
Input voltage range, V _I (I/O ports) (see Note 1)	0.5 V to 5.5 V
Voltage range applied to any output in the high state or power-off state, VO	0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT18245	96 mA
SN74ABT18245	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	50 mA
Continuous current through V _{CC}	576 mA
Continuous current through GND	
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2)	950 mW
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.

^{2.} For the SN74ABT18245 (DL package), the power derating factor for ambient temperatures greater than 55°C is -11.3 mW/°C.

recommended operating conditions (see Note 3)

		SN54AB1	SN54ABT18245		SN74ABT18245	
		MIN	MIN MAX		MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	Ü	2		V
V _{IL}	Low-level input voltage		₹₹0.8		0.8	V
٧Į	Input voltage	o _z ಇ	`v _{cc}	0	VCC	٧
JOH	High-level output current	Ş	-24		-32	mA
lOL	Low-level output current	5	48		64	mA
Δt/Δν	Input transition rise or fall rate		10		10	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.



SCBS110B - AUGUST 1992 - REVISED JUNE 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		1	Γ _A = 25°	2	SN54ABT18245		SN74ABT18245		UNIT	
PANAMILIER	lE31	CONDIT	10113	MiN	TYPT	MAX	MIN	MAX	MIN	MAX	וואט
٧ _{IK}	V _{CC} = 4.5 V,	$V_{CC} = 4.5 \text{ V}, \qquad I_{I} = -18 \text{ mA}$				-1.2		-1.2		-1.2	V
	V _{CC} = 4.5 V,	IOH = -	3 mA	2.5			2.5		2.5		
Vou	V _{CC} = 5 V,	lOH = -	3 mA	3			3		3		l _v
∨он	V _{CC} = 4.5 V,	IOH = -	24 mA	2			2	_		•	1 °
	V _{CC} = 4.5 V,	IOH = -	32 mA	2‡					2		1
VOL	V _{CC} = 4.5 V	IOL = 4	3 mA			0.55		0.55			V
VOL	VCC = 4.5 V	IOL = 6	4 mA			0.55‡				0.55	1 °
1.	V _{CC} = 5.5 V,		DIR, OE, TCK			±1		±1		±1	
-	$V_I = V_{CC}$ or GND		A or B ports			±100		±100		±100	μА
ΊΗ	V _{CC} = 5.5 V, V _I = V _{CC}		TDI, TMS			10		10		10	μА
IL.	V _{CC} = 5.5 V, V _I = GND		TDI, TMS			-150		1 50		-150	μА
I _{OZH} §	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 2.7 \text{ V}$				50		्र्ी 50		50	μА	
lozL [§]	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 0.5 \text{ V}$				-50	,	₹ –50		-50	μА	
^I OZPU	V _{CC} = 0 to 2 V, V _O = 2.7 V or 0.5 V $\overline{\text{OE}}$ = 0.8 V		ŌĒ = 0.8 V			±50		±50		±50	μΑ
IOZPD	V _{CC} = 2 V to 0, V _O = 2.7 V or 0.5 \	/	OE = 0.8 V			±50	24	±50		±50	μА
l _{off}	$V_{CC} = 0$,	V _I or V _C) ≤ 4.5 V			±100		±450		±100	μА
ICEX	V _{CC} = 5.5 V, V _O = 5.5 V		Outputs high			50		50		50	μА
IO¶	$V_{CC} = 5.5 \text{ V},$	V _O = 2.	5 V	-50	-110	-200	-50	-200	-50	-200	mA
	V _{CC} = 5.5 V,		Outputs high		3.5	5		5		5	
lcc	IO = 0,	A or B	Outputs low		33	38		38		38	mA
	V _I = V _{CC} or GND	ports	Outputs disabled		2.9	4.5		4.5		4.5	
∆lcc#	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				50		50		50	μА	
Ci	V _I = 2.5 V or 0.5 V Control inputs			3						pF	
C _{io}	V _O = 2.5 V or 0.5 \	/	A or B ports		10						pF
Co	V _O = 2.5 V or 0.5 \	/	TDO		8			****			pF

[†] All typical values are at V_{CC} = 5 V.



[‡] On products compliant to MIL-STD-883, Class B, this parameter does not apply.

[§] The parameters IOZH and IOZL include the input leakage current.

[¶]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS110B - AUGUST 1992 - REVISED JUNE 1993

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Figure 14)

			SN54AB	T18245	SN74ABT18245		UNIT
			MIN	MAX	MIN	MAX	UNII
f _{clock}	Clock frequency	тск	0	50	0	50	MHz
t _W	Pulse duration	TCK high or low	8.1		8.1		ns
		A, B, DIR, or OE before TCK↑	7	Ü	7		
t _{su}	Setup time	e TDI before TCK↑	4.5	Q.	4.5		ns
		TMS before TCK↑	3.6	W	3.6		
		A, B, DIR, or OE after TCK↑	<u>(a</u>)	-	0		
th	Hold time	TDI after TCK↑	,30		0		ns
		TMS after TCK↑	₹0.5		0.5		1
^t d	Delay time	Power up to TCKT	50		50		ns
tr	Rise time	V _{CC} power up	1		1		μs



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Figure 14)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT18245		SN74ABT18245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A or B	B or A	1.5	2.8	4.1	1.5	55∕.1	1.5	4.8	ns
†PHL			1.5	3.1	4.6	1.5	5.8	1.5	5.4	
^t PZH	ŌĒ	B or A	3	5.9	6.8	3,	9.1	3	8.5	ns
^t PZL			3	6.3	7.2	3	9.5	3	9	
t _{PHZ}	- OE	B or A	3	7.4	8.6	्े 3	10.4	3	9.5	ns
†PLZ			3	6.6	8.6	₹ 3	10.2	3	9.5	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT18245		SN74ABT18245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK↓		50	90		50		50		MHz
t _{PLH}	TCK↓	A or B	3	7.1	10.1	3	14	3	13.1	ns
tPHL			3	7	10.1	3	13.8	3	12.8	
t _{PLH}	тск↓	TDO	2	3.4	5	2	6.4	2	6.1	ns
tPHL			2	3.9	5.6	2	7	2	6.5	
^t PZH	тск↓	A or B	4	7.5	10.6	4	,{री4.1	4	13.4	ns
t _{PZL}			4	7.6	10.5	45		4	13.6	
^t PZH	тск↓	TDO	2	3.8	5.5	2	7	2	6.6	ns
^t PZL			2.5	4	5.7	ું2 .5	7.3	2.5	6.9	
t _{PHZ}	TCK↓	A or B	3.5	7.7	10.8	²⁽ 3.5	14.4	3.5	13.6	ns
tPLZ			2.5	7.1	10.1	2.5	13.8	2.5	12.7	
^t PHZ	TCK↓	TDO	2	3.9	5.7	2	7.5	2	7.2	ns
^t PLZ			1.5	3.5	5.4	1.5	6.7	1.5	6.3	



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \ \Omega$, $t_f \leq 2.5 \ ns$, $t_f \leq 2.5 \ ns$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 14. Load Circuit and Voltage Waveforms