

High voltage high and low-side 4 A gate driver



SO-14



Product status link

L6491

SUSTAINABLE TECHNOLOGY

Features

- High voltage rail up to 600 V
- dV/dt immunity ± 50 V/ns in full temperature range
- Driver current capability: 4 A source/sink
- Switching times 15 ns rise/fall with 1 nF load
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- Integrated bootstrap diode
- Comparator for fault protections
- Smart shutdown function
- · Adjustable deadtime
- Interlocking function
- · Compact and simplified layout
- · Bill of material reduction
- Effective fault protection
- · Flexible, easy and fast design

Applications

- Motor driver for home appliances, factory automation, industrial drives and fans
- HID ballasts
- Power supply unit
- Induction heating
- Wireless chargers
- Industrial inverters
- UPS

Description

The L6491 is a high voltage device manufactured with the BCD6 "OFF-LINE" technology. It is a single-chip half-bridge gate driver for N-channel power MOSFET or IGBT.

The high-side (floating) section is designed to stand a voltage rail up to 600 V. The logic inputs are CMOS/TTL compatible down to 3.3 V for easy interfacing microcontroller/DSP.

An integrated comparator is available for fast protection against over-current, over-temperature, etc.



1 Block diagram

BOOTSTRAP DRIVER FLOATING STRUCTURE воот UV DETECTION UV DETECTION HVG DRIVER 13 HVG HIN LOGIC SHOOT THROUGH PREVENTION $\overline{\text{LIN}}$ VCC LVG DRIVER 8 SD/OD SMART SD 10 CP+ COMPARATOR CP-DT DEADTIME SGND PGND

Figure 1. Block diagram

DS9763 - Rev 2 page 2/23



2 Pin description

Figure 2. Pin configuration




Table 1. Pin description

| Pin number | Pin name | Туре | Function | |
|------------|-----------|------|--|--|
| 1 | LIN | I | Low-side driver logic input (active low) | |
| 2 | SD/OD (1) | I/O | Shutdown logic input (active low)/open-drain comparator output | |
| 3 | HIN | I | High-side driver logic input (active high) | |
| 4 | VCC | Р | Lower section supply voltage | |
| 5 | DT | I | Deadtime setting | |
| 6 | SGND | Р | Signal ground | |
| 7 | PGND | Р | Power ground | |
| 8 | LVG (1) | 0 | Low-side driver output | |
| 9 | CP- | I | Comparator negative input | |
| 10 | CP+ | I | Comparator positive input | |
| 11 | NC | | Not connected | |
| 12 | OUT | Р | High-side (floating) common voltage | |
| 13 | HVG (1) | 0 | High-side driver output | |
| 14 | воот | Р | Bootstrapped supply voltage | |

^{1.} The circuit guarantees less than 1 V on the LVG and HVG pins (at I_{sink} = 10 mA), with V_{CC} > 3 V. This allows omitting the "bleeder" resistor connected between the gate and the source of the external MOSFET normally used to hold the pin low.

When the $\overline{\text{SD}}$ is set low, gate driver outputs are forced low and assure low impedance.

DS9763 - Rev 2 page 3/23





3 Truth table

Table 2. Truth table

| Input | | | Input | | |
|-------|-------|-------|-------|-----|--|
| SD | LIN | HIN | LVG | HVG | |
| L | X (1) | X (1) | L | L | |
| Н | Н | L | L | L | |
| Н | L | Н | L | L | |
| Н | L | L | Н | L | |
| Н | Н | Н | L | Н | |

^{1.} X: don't care.

DS9763 - Rev 2 page 4/23



4 Electrical data

4.1 Absolute maximum ratings

Absolute maximum ratings are those values beyond which damage to the device may occur. These are stress ratings only and functional operation of the device at these conditions is not implied. Operating outside maximum recommended conditions for extended periods of time may impact product reliability and result in device failures.

Table 3. Absolute maximum ratings

Each voltage referred to SGND unless otherwise specified.

| Cumbal | Parameter | Va | Heit | |
|-----------------------|--|------------------------|-------------------------|------|
| Symbol | Parameter | Min. | Max. | Unit |
| VCC | Supply voltage | - 0.3 | 21 | V |
| V_{PGND} | Low-side driver ground | VCC - 21 | VCC + 0.3 | V |
| V _{out} | Output voltage | V _{boot} - 21 | V _{boot} + 0.3 | V |
| V _{boot} | Bootstrap voltage | -0.3 | 620 | V |
| V _{hvg} | High-side gate output voltage | V _{out} - 0.3 | V _{boot} + 0.3 | V |
| V _{Ivg} | Low-side gate output voltage | PGND - 0.3 | VCC + 0.3 | V |
| V _{cp-} | Comparator negative input voltage (1) | -0.3 | 5.5 | V |
| V _{cp+} | Comparator positive input voltage (1) | -0.3 | 5.5 | V |
| Vi | Logic input voltage | -0.3 | 15 | V |
| V _{OD} | Open-drain voltage | -0.3 | 15 | V |
| dV _{out} /dt | Allowed output slew rate | | 50 | V/ns |
| P _{tot} | Total power dissipation (T _A = 25 °C) | | 1.0 | W |
| TJ | Junction temperature | | 150 | °C |
| T _{stg} | Storage temperature | -50 | 150 | °C |
| ESD | Human body model | | 2 | kV |

^{1.} Spikes up to 20 V can be tolerated if the duration is shorter than 50 ns (f_{SW} = 120 kHz).

4.2 Thermal data

Table 4. Thermal data

| Symbol | Parameter | SO-14 | Unit |
|----------------------|--|-------|------|
| R _{th (JA)} | Thermal resistance junction to ambient | 120 | °C/W |

DS9763 - Rev 2 page 5/23



4.3 Recommended operating conditions

Table 5. Recommended operating conditions

| Symbol | Pin | Parameter | Test conditions | Min. | Max. | Unit |
|---------------------|---------|---------------------------------------|-------------------------------------|--------------------------|-------|------|
| VCC | 4 | Supply voltage | | 10 | 20 | V |
| V _{PS} (1) | 7 - 6 | Low-side driver ground | | -1.5 | +1.5 | V |
| V _{BO} (2) | 14 - 12 | Floating supply voltage | | 9.3 | 20 | V |
| V _{out} | 12 | DC output voltage | | -9 ⁽³⁾ | 580 | V |
| V _{CP} - | 9 | Comparator negative input pin voltage | V _{CP+} ≤ 2.5 V | | 5 (4) | V |
| V _{CP+} | 10 | Comparator positive input pin voltage | V _{CP-} ≤ 2.5 V | | 5 (4) | V |
| f _{sw} | | Switching frequency | HVG, LVG load C _L = 1 nF | | 800 | kHz |
| TJ | | Junction temperature | | -40 | 125 | °C |

^{1.} $V_{PS} = V_{PGND} - SGND$.

DS9763 - Rev 2 page 6/23

^{2.} $V_{BO} = V_{boot} - V_{out}$.

^{3.} LVG off. V_{CC} = 12.5 V. Logic is operational if $V_{boot} > 5$ V.

^{4.} At least one of the comparator's inputs must be lower than 2.5 V to guarantee proper operation.



5 Electrical characteristics

5.1 AC operation

Table 6. AC operation electrical characteristics

VCC = 15 V; PGND = SGND; T_J = +25 °C


| Symbol | Pin | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|------------------|----------------|--|---|------|------|------|------|
| t _{on} | 1 vs. 8 | High/low-side driver turn-on propagation delay | OUT = 0 V | | 85 | 120 | ns |
| t _{off} | 3 vs 13 | High/low-side driver turn-off propagation delay | BOOT = VCC C _L = 1 nF V _i = 0 to 3.3 V | | 85 | 120 | ns |
| t _{sd} | 2 vs. 8, 13 | Shutdown to high/low-side driver propagation delay | see Figure 3 | | 85 | 120 | ns |
| t _{isd} | | Comparator triggering to high/low-side driver turn-off propagation delay | Measured applying a voltage step from 0 V to 3.3 V to pin CP+; CP- = 0.5 V | | 175 | 220 | ns |
| МТ | | Delay matching, HS and LS turn-on/off | | | | 30 | ns |
| | | 5 Deadtime setting range see Figure 4 | $R_{DT} = 0 \Omega$, $C_L = 1 nF$ | 0.12 | 0.18 | 0.24 | μs |
| DT | 5 | | $R_{DT} = 100 \text{ k}\Omega, C_L = 1 \text{ nF}$ $C_{DT} = 100 \text{ nF}$ | 1.2 | 1.4 | 1.6 | μs |
| | | | $R_{DT} = 200 \text{ k}\Omega, C_L = 1 \text{ nF}$ $C_{DT} = 100 \text{ nF}$ | 2.2 | 2.6 | 3 | μs |
| | | | $R_{DT} = 0 \Omega$, $C_L = 1 nF$ | | | 50 | ns |
| MDT | MDT | Matching deadtime (2) | $R_{DT} = 100 \text{ k}\Omega, C_L = 1 \text{ nF}$ $C_{DT} = 100 \text{ nF}$ | | | 165 | ns |
| | | | R_{DT} = 200 k Ω , C_L = 1 nF C_{DT} = 100 nF | | | 260 | ns |
| t _r | 0 12 | Rise time | C _L = 1 nF | | 15 | 40 | ns |
| t _f | 8,13 | Fall time | C _L = 1 nF | | 15 | 40 | ns |


 $^{1. \}quad MT = max. \ (|t_{on(LVG)} - t_{off(LVG)}|, \ |t_{on(HVG)} - t_{off(HVG)}|, \ |t_{off(LVG)} - t_{on(HVG)}|, \ |t_{off(HVG)} - t_{on(LVG)}|).$

DS9763 - Rev 2 page 7/23

^{2.} $MDT = |DT_{LH} - DT_{HL}|$ (see Figure 5).











Figure 4. Typical deadtime vs. DT resistor value



DS9763 - Rev 2 page 8/23



5.2 DC operation

Table 7. Operation electrical characteristics

VCC = 15 V; PGND = SGND; T_J = + 25 °C

| Symbol | Pin | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|-----------------------|------------|--|---|------|------|------|------|
| Low-side su | pply volta | ge section | | | | | |
| V _{CC_hys} | | VCC UV hysteresis | | 0.5 | 0.6 | 0.72 | V |
| V _{CC_thON} | | VCC UV turn-ON threshold | | 8.7 | 9.3 | 9.8 | V |
| V _{CC_thOFF} | | VCC UV turn-OFF threshold | | 8.2 | 8.7 | 9.2 | V |
| I _{qccu} | 4 | Undervoltage quiescent supply current | VCC = 8 V \overline{SD} = 5 V; \overline{LIN} = 5 V; HIN = SGND; R _{DT} = 0 Ω ; CP+ = SGND; CP- = 5 V | | 160 | 210 | μА |
| I _{qcc} | | Quiescent current | VCC = 15 V \overline{SD} = 5 V; \overline{LIN} = 5 V; HIN = SGND; R_{DT} = 0 Ω ; CP+ = SGND; CP- = 5 V | | 540 | 700 | μА |
| Bootstrappe | ed supply | voltage section ⁽¹⁾ | | | | | |
| V _{BO_hys} | | V _{BO} UV hysteresis | | 0.48 | 0.6 | 0.7 | V |
| V _{BO_thON} | | V _{BO} UV turn-ON threshold | | 8 | 8.6 | 9.1 | V |
| V _{BO_thOFF} | | V _{BO} UV turn-OFF threshold | | 7.5 | 8.0 | 8.5 | V |
| I _{QBOU} | 14-12 | Undervoltage V _{BO} quiescent current | $VCC = V_{BO} = 7 V$ $\overline{SD} = 5 V; \overline{LIN} \text{ and}$ $HIN = 5 V;$ $R_{DT} = 0 \Omega;$ $CP+ = SGND; CP- = 5 V$ | | 20 | 30 | μА |
| I _{QBO} | | V _{BO} quiescent current | V_{BO} = 15 \overline{SD} = 5 V; \overline{LIN} and HIN = 5 V; R_{DT} = 0 Ω ; CP+ = SGND; $CP-$ = 5 V | | 90 | 120 | μА |
| I _{LK} | | High voltage leakage current | BOOT = HVG = OUT = 600 V | | | 8 | μA |
| R _{DS(on)} | | Bootstrap driver on resistance | | | 175 | | Ω |
| Driving buff | er section | | | | | | |
| I _{so} | | High/low-side source peak current | LVG/HVG ON T _J = 25 °C | 3.5 | 4 | | А |
| | 8, 13 | Odiforit | Full temperature range | 2.5 | | | Α |
| I _{si} | 0, 13 | High/low-side sink peak current | LVG/HVG OFF T _J = 25 °C | 3.5 | 4 | | А |
| | | | Full temperature range | 2.5 | | | Α |
| Logic inputs | 5 | | | | | | |
| V _{il} | 4.0.0 | Low level logic threshold | | 0.95 | | 1.45 | V |
| V _{ih} | 1, 2, 3 | High level logic threshold voltage | | 2 | | 2.5 | V |

DS9763 - Rev 2 page 9/23



| Symbol | Pin | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|------|----------------------------------|---|------|------|------|------|
| V _{SSD} | 2 | Smart SD unlatch threshold | | | | 0.8 | V |
| V _{il_S} | 1, 3 | Single input voltage | LIN and HIN connected together and floating | | | 0.8 | V |
| R _{PD_HIN} | | HIN pull-down resistor | HIN = 15 V | 58 | 75 | 125 | kΩ |
| I _{HINh} | 3 | HIN logic "1" input bias current | HIN = 15 V | 120 | 200 | 260 | μA |
| I _{HINI} | | HIN logic "0" input bias current | HIN = 0 V | | | 1 | μA |
| R _{PU_LIN} | | LIN pull-up resistor | | 287 | 430 | 860 | kΩ |
| I _{LINI} | 1 | LIN logic "0" input bias current | LIN = 0 V | 5 | 10 | 15 | μA |
| I _{LINh} | | LIN logic "1" input bias current | <u>LIN</u> = 15 V | | | 1 | μA |
| R _{PD_SD} | | SD pull-down resistor | SD = 15 V | 250 | 375 | 750 | kΩ |
| I _{SDh} | 2 | SD logic "1" input bias current | <u>SD</u> = 15 V | 20 | 40 | 60 | μA |
| I _{SDI} | | SD logic "0" input bias current | <u>SD</u> = 0 V | | | 1 | μA |

^{1.} $V_{BO} = V_{boot} - V_{out}$

 $R_{DS(on)} = \left[(VCC - V_{BOOT1}) - (VCC - V_{BOOT2}) \right] / \left[I_1(VCC, V_{BOOT1}) - I_2(VCC, V_{BOOT2}) \right] \text{ where } I_1 \text{ is pin } 14 \text{ current when } V_{BOOT} = V_{BOOT1}, I_2 \text{ when } V_{BOOT} = V_{BOOT2}.$

Table 8. Sense comparator

VCC = 15 V, T_J = +25 °C

| Symbol | Pin | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|-------|-----------------------------------|--|------|------|------|------|
| V _{io} | 9, 10 | Input offset voltage | | -15 | | 15 | mV |
| I _{ib} | 9, 10 | Input bias current | V _{CP+} = 1 V, V _{CP-} = 1 V | | | 1 | μA |
| R _{ON_SD} | | SD on-resistance | <u>SD</u> \OD = 400 mV | 15 | 20 | 31 | kΩ |
| I _{OD} | 2 | Open-drain low level sink current | $V_{CP+} = 1 \text{ V}; V_{CP-} = 0.5 \text{ V}$ | 13 | 20 | 27 | mA |
| t _{d_comp} | | Comparator delay | R_{pu} = 100 kΩ to 5 V; V_{CP} = 0.5 V voltage step on CP+ = 0 to 3.3 V 50% CP+ to 90% \overline{SD} | | 100 | 155 | ns |
| SR | 2 | Slew rate | C_L =10 nF; R_{pu} = 5 k Ω to 5 V; 90% \overline{SD} to 10% \overline{SD} | | 10 | | V/µs |


Note: Comparator is disabled when VCC is in UVLO condition.

DS9763 - Rev 2 page 10/23

^{2.} $R_{DS(on)}$ is tested in the following way:



6 Waveform definitions



(*) HIN and $\overline{\text{LIN}}$ can be connected togheter and driven by just one control signal

DS9763 - Rev 2 page 11/23




7 Smart shutdown function

The L6491 device integrates a comparator committed to the fault sensing function. The comparator input can be connected to an external shunt resistor in order to implement a simple overcurrent detection function.

The output signal of the comparator is fed to an integrated MOSFET with the open-drain output available on pin 2, shared with the $\overline{\text{SD}}$ input. When the comparator triggers, the device is set in shutdown state and both its outputs are set to low level leaving the half-bridge in 3-state.


Figure 6. Smart shutdown timing waveforms



the driver outputs are set in SD state immediately after the comparator triggering, even if the SD signal has not yet reach the lower input threshold

An approximation of the disable time is given by:

SHUT DOWN CIRCUIT



$$t_{1} \cong \tau_{1} \cdot ln \left(\frac{V_{off} - V_{on}}{V_{SSD} - V_{on}} \right)$$

$$t_{2} \cong \tau_{2} \cdot ln \left(\frac{V_{SSD} - V_{off}}{V_{ih} - V_{off}} \right)$$

where:
$$\begin{aligned} \tau_1 &= \left(R_{ON_OD} / / R_{SD}\right) \cdot C_{SD} \\ \tau_2 &= \left(R_{PD_SD} / / R_{SD}\right) \cdot C_{SD} \end{aligned}$$

$$V_{on} = \frac{R_{ON_OD}}{R_{ON_OD} + R_{SD}} \cdot V_{BIAS}$$

$$V_{off} = \frac{R_{PD_SD}}{R_{PD_SD} + R_{SD}} \cdot V_{BIAS}$$

DS9763 - Rev 2 page 12/23



In common overcurrent protection architectures, the comparator output is usually connected to the \overline{SD} input and an RC network is connected to this \overline{SD}/OD line in order to provide a monostable circuit, which implements a protection time following the fault condition.

Differently from the common fault detection systems, the L6491 smart shutdown architecture allows immediate turn-off of the output gate driver in case of fault, by minimizing the propagation delay between the fault detection event and the current output switch-off. In fact the time delay between the fault and the output turn-off is no longer dependent on the RC value of the external network connected to the \overline{SD}/OD pin. In the smart shutdown circuitry, the fault signal has a preferential path which directly switches off the outputs after the comparator triggering. At the same time, the internal logic turns on the open-drain output and holds it on until the \overline{SD} voltage goes below the smart SD unlatch threshold V_{SSD} . When such threshold is reached, the open-drain output is turned off, allowing the external pull-up to recharge the capacitor. The driver outputs restart following the input pins as soon as the voltage at the \overline{SD}/OD pin reaches the higher threshold of the \overline{SD} logic input.

The smart shutdown system gives the possibility to increase the time constant of the external RC network (that determines the disable time after the fault event) up to very large values without increasing the delay time of the protection.

Any external signal provided to the \overline{SD} pin is not latched and can be used as control signal in order to perform, for instance, PWM chopping through this pin. In fact when a PWM signal is applied to the \overline{SD} input and the logic inputs of the gate driver are stable, the outputs switch from the low level to the state defined by the logic inputs and vice versa.

DS9763 - Rev 2 page 13/23




8 Typical application diagram

BOOTSTRAP DRIVER FLOATING STRUCTURE 14 воот HVG FROM CONTROLLER LEVEL SHIFTER LOGIC FROM CONTROLLER SHOOT THROUGH PREVENTION TO LOAD FROM/TO CONTROLLER SD/OD SMART SD COMPARATOR DEAD TIME System power ground

Figure 7. Typical application diagram






DS9763 - Rev 2 page 14/23



9 Bootstrap driver

A bootstrap circuitry is needed to supply the high voltage section. This function is usually accomplished by a high voltage fast recovery diode (see Section 9). In the L6491 an integrated structure replaces the external diode.

Figure 9. Bootstrap driver with external high voltage fast recovery



9.1 C_{BOOT} selection and charging

To choose the proper C_{BOOT} value the external MOS can be seen as an equivalent capacitor.

This capacitor C_{EXT} is related to the MOS total gate charge:

Equation 1

$$C_{EXT} = \frac{Q_{gate}}{V_{gate}} \tag{1}$$

The ratio between the capacitors C_{EXT} and C_{BOOT} is proportional to the cyclical voltage loss. It must be: $C_{BOOT} >> C_{EXT}$.

For example: if Q_{aate} is 30 nC and V_{aate} is 10 V, C_{EXT} is 3 nF. With C_{BOOT} = 100 nF the drop would be 300 mV.

If HVG must be supplied for a long period, the C_{BOOT} selection must take into account also the leakage and quiescent losses.

For example: HVG steady-state consumption is lower than 120 μ A, therefore, if HVG t_{on} is 5 ms, C_{BOOT} must supply 0.6 μ C to C_{EXT} . This charge on a 1 μ F capacitor means a voltage drop of 0.6 V.

The internal bootstrap driver offers a big advantage: the external fast recovery diode can be avoided (it usually has very high leakage current). This structure can work only if V_{OUT} is close to SGND (or lower) and, in the meantime, the LVG is on. The charging time (t_{charge}) of the C_{BOOT} is the time in which both conditions are fulfilled and it Must be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS $R_{DS(on)}$ (typical value: 175 Ω). This drop can be neglected at low switching frequency, but it should be taken into account when operating at high switching frequency.

Eq. (2) is useful to compute the drop on the bootstrap DMOS:

Equation 2

$$V_{drop} = I_{charge} \cdot R_{DS(on)} \rightarrow V_{drop} = \frac{Q_{gate}}{t_{charge}} \cdot R_{DS(on)}$$
 (2)

where Q_{gate} is the gate charge of the external power MOS, $R_{\text{DS(on)}}$ is the ON-resistance of the bootstrap DMOS, and t_{charge} is the charging time of the bootstrap capacitor.

For example: using a power MOS with a total gate charge of 30 nC, the drop on the bootstrap DMOS is about 1 V, if the t_{charge} is 5 μ s. In fact:

Equation 3

$$V_{drop} = \frac{30nC}{5us} \cdot 175\Omega \sim 1V \tag{3}$$

V_{drop} should be taken into account when the voltage drop on C_{BOOT} is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.

DS9763 - Rev 2 page 15/23




10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

10.1 SO-14 package outline

Figure 10. SO-14 package information




DS9763 - Rev 2 page 16/23



| Table 9. SO-14 packa | age mechanical data |
|----------------------|---------------------|
|----------------------|---------------------|

| Cumbal | Dimensions (mm) | | | | |
|--------|-----------------|------|------|--|--|
| Symbol | Min. | Тур. | Max. | | |
| А | 1.35 | | 1.75 | | |
| A1 | 0.10 | | 0.25 | | |
| A2 | 1.10 | | 1.65 | | |
| В | 0.33 | | 0.51 | | |
| С | 0.19 | | 0.25 | | |
| D | 8.55 | | 8.75 | | |
| E | 3.80 | | 4.00 | | |
| е | | 1.27 | | | |
| Н | 5.80 | | 6.20 | | |
| h | 0.25 | | 0.50 | | |
| L | 0.40 | | 1.27 | | |
| k | 0 | | 8 | | |
| ddd | | | 0.10 | | |

Figure 11. SO-14 package suggested land pattern



DS9763 - Rev 2 page 17/23



11 Ordering information

Table 10. Order code

| Order Code | Package | Package marking | Packaging |
|------------|---------|-----------------|---------------|
| L6491D | SO-14 | L6941D | Tube |
| L6491DTR | SO-14 | L6941D | Tape and reel |

DS9763 - Rev 2 page 18/23



Revision history

Table 11. Document revision history

| Date | Version | Changes |
|-------------|---------|--|
| 11-Mar-2015 | 1 | Initial release. |
| 22-Mar-2024 | 2 | Updated Table 7 (added R_{HIN_PD},R_{LIN_PU} and R_{SD_PD}), Table 8 (added $R_{ON_SD})$ and Section 9. |

DS9763 - Rev 2 page 19/23



Contents

| 1 | Bloc | ck diagram | 2 |
|----|------|--|----|
| 2 | Pin | description | 3 |
| 3 | Trut | th table | 4 |
| 4 | Elec | etrical data | 5 |
| | 4.1 | Absolute maximum ratings | 5 |
| | 4.2 | Thermal data | 5 |
| | 4.3 | Recommended operating conditions | 6 |
| 5 | Elec | ctrical characteristics | 7 |
| | 5.1 | AC operation | 7 |
| | 5.2 | DC operation | 9 |
| 6 | Wav | veform definitions | 11 |
| 7 | Sma | art shutdown function | 12 |
| 8 | Турі | ical application diagram | 14 |
| 9 | Воо | otstrap driver | 15 |
| | 9.1 | C _{BOOT} selection and charging | |
| 10 | Pac | kage information | 16 |
| | 10.1 | SO-14 package outline | 16 |
| 11 | | ering information | |
| | | history | |
| | | · | |



List of tables

| Table 1. | Pin description |
|-----------|---|
| Table 2. | Truth table |
| Table 3. | Absolute maximum ratings |
| | Thermal data |
| Table 5. | Recommended operating conditions |
| | AC operation electrical characteristics |
| Table 7. | Operation electrical characteristics |
| Table 8. | Sense comparator |
| Table 9. | SO-14 package mechanical data |
| Table 10. | Order code |
| Table 11. | Document revision history |





List of figures

| Figure 1. | Block diagram | 2 |
|------------|---|----|
| Figure 2. | Pin configuration | 3 |
| Figure 3. | Timing | 8 |
| Figure 4. | Typical deadtime vs. DT resistor value | 8 |
| Figure 5. | Deadtime and interlocking waveform definitions | 11 |
| Figure 6. | Smart shutdown timing waveforms | 12 |
| Figure 7. | Typical application diagram | 14 |
| Figure 8. | Suggested PCB layout | 14 |
| Figure 9. | Bootstrap driver with external high voltage fast recovery | 15 |
| Figure 10. | SO-14 package information | 16 |
| Figure 11. | SO-14 package suggested land pattern | 17 |
| | | |



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DS9763 - Rev 2 page 23/23