











bq29209-Q1

SLUSC62A - JUNE 2015-REVISED MARCH 2016

# bg29209-Q1 Voltage Protection with Automatic Cell Balance for 2-Series Cell Li-lon **Batteries**

#### **Features**

- 2-Series Cell Secondary Protection
- Automatic Cell Imbalance Correction with External **Enable Control** 
  - ±30-mV Enable, 0-mV Disable Thresholds
- External Capacitor-Controlled Delay Timer
- External Resistor-Controlled Cell Balance Current
- Low Power Consumption  $I_{CC}$  < 3  $\mu$ A Typical  $(V_{CELL}(ALL) < V_{PROTECT})$
- Internal Cell Balancing Handles Current up to 15 mA
- External Cell Balancing Mode Supported
- High-Accuracy Overvoltage Protection:
  - ±25 mV with  $T_A = 0$ °C to 60°C
- Fixed Overvoltage Protection Threshold: 4.30 V
- Small 8L DRB Package
- Automotive-Qualified AEC Q100 Grade Two

## Applications

- 2<sup>nd</sup> Level Protection in Li-Ion Battery Packs
  - Emergency Call (eCall)
  - Netbook Computers
  - **Power Tools**
  - Portable Equipment and Instrumentation
  - **Battery Backup Systems**

## 3 Description

The bg29209-Q1 device is a secondary overvoltage protection IC for 2-series cell lithium-ion battery packs incorporates а high-accuracy overvoltage detection circuit and automatic cell imbalance correction.

The voltage of each cell in a 2-series cell battery pack is compared to a factory programmed internal reference voltage. If either cell reaches an overvoltage condition, the OUT pin changes from low to high state.


The bg29209-Q1 can perform automatic voltagebased cell imbalance correction. Balancing can start when the cell voltages are different by nominally 30 mV or more and stops when the difference is nominally 0 mV. Cell balancing is enabled and disabled by the CB\_EN pin.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq29209-Q1	VSON (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

## Simplified Schematic





# **Table of Contents**

1	Features 1		8.3 Feature Description	7
2	Applications 1		8.4 Device Functional Modes	11
3	Description 1	9	Application and Implementation	12
4	Revision History2		9.1 Application Information	12
5	Device Options3		9.2 Typical Applications	12
6	Pin Configuration and Functions		9.3 System Example	13
7	Specifications	10	Power Supply Recommendations	13
•	7.1 Absolute Maximum Ratings	11	Layout	14
	7.2 ESD Ratings		11.1 Layout Guidelines	14
	7.3 Recommended Operating Conditions		11.2 Layout Example	14
	7.4 Thermal Information	12	Device and Documentation Support	15
	7.5 Electrical Characteristics 4		12.1 Community Resources	15
	7.6 Recommended Cell Balancing Configurations 6		12.2 Trademarks	15
	7.7 Typical Characteristics		12.3 Electrostatic Discharge Caution	15
8	Detailed Description 7		12.4 Glossary	15
•	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	15
	8.2 Functional Block Diagram7			

# 4 Revision History


CI	nanges from Original (June 2015) to Revision A Pag	јe
•	Changed resistor R <sub>VD</sub> location, added PACK+ and PACK- in the Simplified Schematic image	1
•	Deleted the Lead Temperature (soldering) from the <i>Absolute Maximum Ratings</i> table	3
•	Changed resistor R <sub>VD</sub> location in Figure 9	2
•	Added title to Table 1	2
•	Changed resistor R <sub>VD</sub> location, added PACK+ and PACK- in Figure 11	3



## **Device Options**

T <sub>A</sub>	PART NUMBER	OVP
-40°C to +105°C	BQ29209-Q1	4.3 V

## 6 Pin Configuration and Functions



**Pin Functions** 

PIN		DESCRIPTION
NAME	NO.	DESCRIPTION
CB_EN	6	Cell balance enable
CD	4	Connection to external capacitor for programmable delay time
GND	5	Ground pin
OUT	8	Output
Thermal Pad	PWR PAD	GND pin to be connected to the PWRPAD on the printed circuit board for proper operation
VC1	2	Sense voltage input for bottom cell
VC1_CB	3	Cell balance input for bottom cell
VC2	1	Sense voltage input for top cell
VDD	7	Power supply

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Copyright © 2015-2016, Texas Instruments Incorporated

Over-operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage range, V <sub>MAX</sub>	VDD-GND	-0.3	16	V
	VC2-GND, VC1-GND	-0.3	16	V
Input voltage range, V <sub>IN</sub>	VC2-VC1, CD-GND	-0.3	8	V
	CB_EN-GND	-0.3	16	V
Output voltage range, V <sub>OUT</sub>	OUT-GND	-0.3	16	V
Continuous total power dissipation, P <sub>TOT</sub>		See	Thermal Informa	ation.
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



## 7.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	
V(EOD)		Charged-device model (CDM), per AEC Q100-011	All pins	±500	V
V <sub>(ESD)</sub>			Corner pins (VC2, CD, OUT, and GND)	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 7.3 Recommended Operating Conditions

•		MIN	NOM	MAX	UNIT
Supply voltage, VDD		4		10	V
Input voltage range	VC2-VC1, VC1-GND	0		5	V
Delay time capacitance, t <sub>d(CD)</sub>	C <sub>CD</sub> (See Figure 9.)		0.1		μF
Voltage monitor filter resistance	R <sub>IN</sub> (See Figure 9.)	100	1K		Ω
Voltage monitor filter capacitance	C <sub>IN</sub> (See Figure 9.)	0.01	0.1		μF
Supply voltage filter resistance	R <sub>VD</sub> (See Figure 9.)		100	1K	Ω
Supply voltage filter capacitance	C <sub>VD</sub> (See Figure 9.)		0.1		μF
Cell balance resistance	R <sub>CB</sub> (See Figure 9 and <i>Protection (OUT) Timing.</i> )	100		4.7K	Ω
Operating ambient temperature ran	nge, T <sub>A</sub>	-40		105	°C

### 7.4 Thermal Information

		bq29209-Q1	
	THERMAL METRIC <sup>(1)</sup>	DRB	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	50.5	°C/W
R <sub>0</sub> JC(top)	Junction-to-case(top) thermal resistance	25.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	18.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	5.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 7.5 Electrical Characteristics

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VDD = 7.2 V. Minimum and maximum values stated where  $T_A = -40^{\circ}\text{C}$  to 105°C and VDD = 4 V to 10 V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>PROTECT</sub>	Overvoltage detection voltage			4.3		V
V <sub>HYS</sub>	Overvoltage detection hysteresis		200	300	400	mV
V <sub>OA</sub>	Overvoltage detection accuracy	T <sub>A</sub> = 25°C	-10		10	mV
V	Overvoltage threshold temperature drift	$T_A = 0$ °C to 60°C	-0.4		0.4	mV°/C
V <sub>OA_DRIFT</sub>		$T_A = -40$ °C to 110°C	-0.6		0.6	
v	Overvoltage delay time scale factor	T <sub>A</sub> = 0°C to 60°C Note: Does not include external capacitor variation.	6	9	12	0/uF
X <sub>DELAY</sub>		$T_A = -40$ °C to 110°C Note: Does not include external capacitor variation.	5.5	9	13.5	s/µF

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



## **Electrical Characteristics (continued)**

Typical values stated where  $T_A = 25^{\circ}C$  and VDD = 7.2 V. Minimum and maximum values stated where  $T_A = -40^{\circ}C$  to 105°C and VDD = 4 V to 10 V (unless otherwise noted).

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
X <sub>DELAY_CTM</sub> <sup>(1)</sup>	Overvoltage delay time scale factor in Customer Test Mode			0.08		s/μF
I <sub>CD(CHG)</sub>	Overvoltage detection charging current			150		nA
I <sub>CD(DSG)</sub>	Overvoltage detection discharging current			60		μΑ
$V_{CD}$	Overvoltage detection external capacitor comparator threshold			1.2		V
I <sub>CC</sub>	Supply current	(VC2-VC1) = (VC1-GND) = 3.5 V (See Figure 7.)		3	6	μA
		$(VC2-VC1)$ or $(VC1-GND) > V_{PROTECT}$ , $VDD = 10 \text{ V}$ , $I_{OH} = 0$	6	8.25	9.5	V
		(VC2–VC1) or (VC1–GND) = $V_{PROTECT}$ , VDD = $V_{PROTECT}$ , $I_{OH}$ = -100 $\mu$ A, $T_{A}$ = 0°C to 60°C	1.75	2.5		V
V <sub>OUT</sub>	OUT pin drive voltage	(VC2–VC1) and (VC1–GND) < $V_{PROTECT}$ , $I_{OL}$ = 100 $\mu$ A, $T_A$ = 25°C			200	mV
		(VC2–VC1) and (VC1–GND) < $V_{PROTECT}$ , $I_{OL}=0~\mu A,~T_{A}=25^{\circ} C$		0	10	mV
		$VC2 = VC1 = VDD = 4 V, I_{OL} = 100 \mu A$			200	mV
I <sub>ОН</sub>	High-level output current	OUT = 1.75 V, (VC2–VC1) or (VC1–GND) = V <sub>PROTECT</sub> , VDD = V <sub>PROTECT</sub> to 10 V, T <sub>A</sub> = 0°C to 60°C	-100			μΑ
l <sub>OL</sub>	Low-level output current	OUT = 0.05 V, (VC2–VC1) or (VC1–GND) $<$ V <sub>PROTECT</sub> , VDD $=$ V <sub>PROTECT</sub> to 10 V, T <sub>A</sub> = 0°C to 60°C	30		85	μΑ
I <sub>OH_ZV</sub>	High-level short-circuit output current	OUT = 0 V, (VC2-VC1) = (VC1-GND) = V <sub>PROTECT</sub> VDD = 4 to 10 V			-8	mA
1	lanut ourrant at VCv nine	Measured at VC1, (VC2–VC1) = (VC1–GND) = 3.5 V, $T_A = 0^{\circ}$ C to 60°C (See Figure 7.)	-0.2		0.2	μA
I <sub>IN</sub>	Input current at VCx pins	Measured at VC2, (VC2–VC1) = (VC1–GND) = 3.5 V, $T_A = 0$ °C to 60°C (See Figure 7.)			2.5	μΑ
$V_{MM\_DET\_ON}$	Cell mismatch detection threshold for turning ON	(VC2–VC1) versus (VC1–GND) and vice-versa when cell balancing is enabled. VC2 = VDD = 7.6 V	17	30	45	mV
$V_{MM\_DET\_OFF}$	Cell mismatch detection threshold for turning OFF	Delta between (VC2–VC1) and (VC1–GND) when cell balancing is disabled. VC2 = VDD = 7.6 V	-9	0	9	mV
V <sub>CB_EN_ON</sub>	Cell balance enable ON threshold	Active LOW pin at CB_EN			1	V
V <sub>CB_EN_OFF</sub>	Cell balance enable OFF threshold	Active HIGH at CB_EN	2.2			V
I <sub>CB_EN</sub>	Cell balance enable ON input current	CB_EN = GND (See Figure 8.)			0.2	μA
R <sub>CB1</sub>	Internal cell balance switch resistance	<del>CB_EN</del> = GND				Ω
R <sub>CB2</sub>	Internal cell balance switch resistance	CB_EN = GND				Ω

<sup>(1)</sup> Specified by design. Not 100% tested in production.




## 7.6 Recommended Cell Balancing Configurations

Typical values stated where  $T_A$  = 25°C and (VC2–VC1), (VC1–GND) = 3.8 V. Minimum and maximum values stated where  $T_A$  = -40°C to 105°C, VDD = 4 V to 10 V, and (VC2–VC1), (VC1–GND) = 3 V to 4.2 V. All values assume recommended supply voltage filter resistance  $R_{VD}$  of 100  $\Omega$  and 5% accurate or better cell balance resistor  $R_{CB}$ .

			MIN	NOM	MAX	UNIT
		R <sub>CB</sub> = 4700 Ω	2.0	0.75	1	
		$R_{CB} = 2200 \Omega$	•	1.5	2	
		$R_{CB} = 910 \Omega$	2	2 3	4	
I <sub>CB</sub> Cell balance input current	$R_{CB} = 560 \Omega$	3	4.5	6	mA	
	R <sub>CB</sub> = 360 Ω	3.5	6	8.5		
		R <sub>CB</sub> = 240 Ω	4	7.5	11	
		R <sub>CB</sub> = 120 Ω		5 10	15	

## 7.7 Typical Characteristics



Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



## 8 Detailed Description

#### 8.1 Overview

The bq29209-Q1 provides overvoltage protection and cell balancing for 2-series cell lithium-ion battery packs.

#### 8.1.1 Voltage Protection


Each cell voltage is continuously compared to a factory configured internal reference threshold. If either cell reaches an overvoltage condition, the bq29209-Q1 device starts a timer that provides a delay proportional to the capacitance on the CD pin. Upon expiration of the internal timer, the OUT pin changes from a low to high state.

#### 8.1.2 Cell Balancing

If enabled, the bq29209-Q1 performs automatic cell-balance correction where the two cells are automatically corrected for voltage imbalance by loading the cell with the higher voltage with a small balancing current. When the cells are measured to be equal within nominally 0 mV, the load current is removed. It will be re-applied if the imbalance exceeds nominally 30 mV. The cell mismatch correction circuitry is enabled by pulling the CB\_EN pin low, and disabled when  $\overline{CB}$  is pulled to greater than 2.2 V, for example, VDD.

If the internal cell balancing current of up to 15 mA is insufficient, the bq29209-Q1 may be configured via external circuitry to support much higher external cell balancing current.

### 8.2 Functional Block Diagram



#### 8.3 Feature Description

### 8.3.1 Protection (OUT) Timing

Sizing the external capacitor is based on the desired delay time as follows:

$$C_{CD} = \frac{t_d}{X_{DELAY}}$$

Where  $t_d$  is the desired delay time and  $X_{DELAY}$  is the overvoltage delay time scale factor, expressed in seconds per microFarad.  $X_{DELAY}$  is nominally 9 s/ $\mu$ F. For example, if a nominal delay of 3 seconds is desired, use a  $C_{CD}$  capacitor that is 3 s / 9 s/ $\mu$ F = 0.33  $\mu$ F.

The delay time is calculated as follows:

$$t_d = C_{CD} \times X_{DELAY}$$



If the cell overvoltage condition is removed before the external capacitor reaches the reference voltage, the internal current source is disabled and an internal discharge block is employed to discharge the external capacitor down to 0 V. In this instance, the OUT pin remains in a low state.

## 8.3.2 Cell Voltage > V<sub>PROTECT</sub>

When one or both of the cell voltages rises above  $V_{PROTECT}$ , the internal comparator is tripped, and the delay begins to count to  $t_d$ . If the input remains above  $V_{PROTECT}$  for the duration of  $t_d$ , the bq29209-Q1 output changes from a low to a high state, by means of an internal pull-up network, to a regulated voltage of no more than 9.5 V when  $I_{OH} = 0$  mA.

The external delay capacitor should charge up to no more than the internal LDO voltage (approximately 5 V typically), and will fully discharge in approximately under 100 ms when the overvoltage condition is removed.




Figure 4. Timing for Overvoltage Sensing

### 8.3.3 Cell Connection Sequence

 $\begin{tabular}{ll} \textbf{NOTE}\\ \textbf{Before connecting the cells, populate the overvoltage delay timing capacitor, $C_{CD}$.} \end{tabular}$ 

The recommended cell connection sequence begins from the bottom of the stack, as follows:

- 1. GND
- 2. VC1
- 3. VC2

While not advised, connecting the cells in a sequence other than that described above does not result in errant activity on the OUT pin. For example:

- 1. GND
- 2. VC2 or VC1
- 3. Remaining VCx pin

#### 8.3.4 Cell Balance Enable Control

To avoid prematurely discharging the cells, it is recommended to turn off (pull high) the active-low Cell Balance Enable Control pin at lower State of Charge (SOC) levels.



#### 8.3.5 Cell Balance Configuration

The cell balancing current may be calculated as follows:

For Cell 1 (VC1–GND) balancing current, I<sub>CB1</sub>:

$$I_{CB1} = \frac{VC1}{R_{CB} + R_{CB1}}$$
 (1)

For Cell 2 (VC2-VC1) balancing current, I<sub>CB2</sub>:

$$I_{CB2} = \frac{(VC2 - VC1)}{(R_{CB} + R_{VD}) + R_{CB2}}$$
(2)

Where:

RCB = resistor connected between the top of Cell 1 and the VC1\_CB

RCB1 = resistor connected between the top of Cell 1 and the VC1

RCB2 = resistor connected between the top of Cell 2 and the VC2

RVD = resistor connected between the top of Cell 2 and the VDD

## 8.3.6 Cell Imbalance Auto-Detection (Via Cell Voltage)

The  $V_{MM\_DET\_ON}$  and  $V_{MM\_DET\_OFF}$  specifications are calibrated where VDD = VC2 = 7.6 V and VC1 = 3.8 V. The recommended range of cell balancing is VC2 and VDD between 6.0 V and 8.4 V, and VC1 between 3 V and 4.2 V. Below VDD = 6 V, it is recommended to pull  $\overline{CB\_EN}$  high to disable the cell balancing function.




Figure 5.  $V_{MM\ DET\ ON}$  and  $V_{MM\ DET\ OFF}$  Threshold

#### 8.3.7 Customer Test Mode

Customer Test Mode (CTM) helps to greatly reduce the overvoltage detection delay time and enable quicker customer production testing. This mode is intended for quick-pass board-level verification tests, and, as such, individual cell overvoltage levels may deviate slightly from the specifications (V<sub>PROTECT</sub>, V<sub>OA</sub>). If accurate overvoltage thresholds are to be tested, use the standard delay settings that are intended for normal use.

To enter CTM, VDD should be set to approximately 9.5 V higher than VC2. When CTM is entered, the device switches from the normal overvoltage delay time scale factor,  $X_{DELAY}$ , to a significantly reduced factor of approximately 0.08, thereby reducing the delay time during an overvoltage condition.

Copyright © 2015–2016, Texas Instruments Incorporated

### **CAUTION**

Avoid exceeding any Absolute Maximum Voltages on any pins when placing the part into CTM. Also, avoid exceeding absolute maximum voltages for the individual cell voltages (VC1–GND) and (VC2–VC1). Stressing the pins beyond the rated limits may cause permanent damage to the device.

To exit CTM, power off the device and then power it back on.




Figure 6. Voltage Test Limits

## 8.3.8 Test Conditions




Figure 7. I<sub>CC</sub>, I<sub>IN</sub> Measurement






Figure 8. I<sub>CB</sub> Measurement

#### 8.4 Device Functional Modes

This device monitors the voltage of the cells connected to the VCx pins and depending on these voltages and the overall battery voltage at VDD the device enters different operating modes.

#### 8.4.1 NORMAL Mode

The device is operating in NORMAL mode when the cell voltage range is between the over-charge detection threshold (V<sub>PROTECT</sub>) and the minimum supply voltage.

If this condition is satisfied, the device turns OFF the OUT pin.

#### 8.4.2 PROTECTION Mode

The device is operating in PROTECTION mode when the cell over voltage protection feature has been triggered. See  $Cell\ Voltage > V_{PROTECT}$  for more details on this feature.

If this condition is satisfied, the device turns ON the OUT pin.

## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The bq29209-Q1 is designed to be used in 2-series Li-lon battery packs and with the option to include voltage-based cell balancing. The number of parallel cells or the overall capacity of the battery only affects the cell balancing circuit due to the level of potential imbalance that needs to be corrected.

### 9.2 Typical Applications

### 9.2.1 Battery Connection

Figure 9 shows the configuration for the 2-series cell battery connection with cell balancing enabled.




Figure 9. 2-Series Cell Configuration

#### 9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 1.

**Table 1. Design Parameters** 

	<b>9</b>					
DESIGN PARAMETER	EXAMPLE VALUE at T <sub>A</sub> = 25°C					
Input voltage range	4 V to 10 V					
Overvoltage Protection (OVT)	4.3 V					
Overvoltage detection delay time	3 s					
Overvoltage detection delay timer capacitor	0.33 μF					
Cell Balancing Enabled	Yes					
Cell Balancing Current, ICB1 and ICB2	10 mA					
Cell Balancing Resistors, RCB, RCB1, RCB2 and RVD	RCB = 100 $\Omega$ , RCB1 = 260 $\Omega$ , RCB2 = 160 $\Omega$ , RVD = 100 $\Omega$					

#### 9.2.1.2 Detailed Design Procedure

The bq29209-Q1 has limited features but there are some key calculations to be made when selecting external component values.

- Calculate the required CCD capacitor value for the voltage protection delay time. Care should be taken to evaluate the tolerances of the capacitor and the bq29209-Q1 to ensure system specifications are met.
- Calculate the cell balancing resistor values to provide a suitable level of balancing current that will, at a
  minimum, counter act an increase in imbalance during normal operation of the battery. Care should be taken
  to ensure any connectivity resistance is also considered as this will also reduce the balancing current level.



### 9.2.1.3 Application Curve




Figure 10. Average V<sub>PROTECT</sub> Accuracy (V<sub>OA</sub>) Across Operation Temperature

## 9.3 System Example

#### 9.3.1 External Cell Balancing

Higher cell balancing currents can be supported by means of a simple external network, as shown in Figure 11.




Figure 11. External Cell Balancing Configuration

 $R_{CLAMP}$  ensures that both Q1 and Q2 remain off when balancing is disabled, and should be sized above 2 k $\Omega$  to prevent excessive internal device current when the balancing network is activated.  $R_{CB\_EXT}$  determines the value of the balancing current, and is dependent on the voltage of the balanced cell, as follows:

$$I_{bal} = \frac{V_{CELL}}{R_{CB\_EXT}}$$

# 10 Power Supply Recommendations

The recommended power supply for this device is a maximum 10-V operation on the VDD input pin.

Copyright © 2015–2016, Texas Instruments Incorporated



## 11 Layout

## 11.1 Layout Guidelines


The following are the recommended layout guidelines:

- 1. Ensure the input filters to the VC1 and VC2 pins are as close to the IC as possible to improve noise immunity.
- 2. If the OUT pin is used to control a high current path, for example: to blow a chemical fuse, then care should be taken to ensure the high current path creates minimal interference of the bq29209-Q1 voltage sense inputs.
- 3. The input RC filter on the VDD pin should be close to the terminal of the IC.

### 11.2 Layout Example

Additional circuitry required based on usage of the OUT pin

Via connects between two layers





## 12 Device and Documentation Support

### 12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2015–2016, Texas Instruments Incorporated



## PACKAGE OPTION ADDENDUM

1-Sep-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
BQ29209TDRBRQ1	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	209Q1	Samples
BQ29209TDRBTQ1	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	209Q1	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

1-Sep-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF BQ29209-Q1:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 8-Jan-2016

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

1	7 til difficilototto dio ficililitat												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	BQ29209TDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
	BQ29209TDRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 8-Jan-2016



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
BQ29209TDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0	
BQ29209TDRBTQ1	SON	DRB	8	250	210.0	185.0	35.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.