




TMUX136 6-GHz, 2-Channel, 2:1 Switch, With Power-off Isolation

1 Features

- V_{CC} Range 2.3 V to 4.8 V
- High Performance Switch Characteristics:
 - Bandwidth (–3 dB): 6.1 GHz
 - R_{ON} (Typical): 5.7 Ω
 - C_{ON} (Typical): 1.6 pF
- Current Consumption: 30 μ A (Typical)
- Special Features:
 - I_{OFF} Protection Prevents Current Leakage in Powered-Down State
 - 1.8-V Compatible Control Inputs (SEL, $\overline{EN}$)
- ESD Performance:
 - 5-kV Human Body Model (A114B, Class II)
 - 1-kV Charged-Device Model (C101)
- Compact 10-Pin UQFN Package (1.5-mm $\times$ 2-mm, 0.5-mm Pitch)

2 Applications

- Handset: Smartphone
- Notebook PC
- Tablet: Multimedia
- Electronic point of Sale
- Field instrumentation
- Portable Monitor



3 Description


The TMUX136 device is a high performance, 6-GHz, 2-channel, 2:1 switch that will support both differential and single ended signals. The device has a wide V_{CC} range of 2.3 V to 4.8 V and supports a power-off protection feature forcing all I/O pins to be in high-impedance mode when power is not present on the V_{CC} pin. The select pins of TMUX136 are compatible with 1.8-V control voltage, allowing them to be directly interfaced with the General-Purpose I/O (GPIO) from low voltage processors.

The TMUX136 comes in a small 10-pin UQFN package with only 1.5 mm $\times$ 2 mm in size, which makes it useful when PCB area is limited.

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMUX136	UQFN (10)	1.50 mm $\times$ 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Note A: EN is the internal enable signal applied to the switch.




Table of Contents

1 Features	1	8.3 Feature Description	10
2 Applications	1	8.4 Device Functional Modes	10
3 Description	1	9 Application and Implementation	11
4 Revision History	2	9.1 Application Information	11
5 Pin Configuration and Functions	3	9.2 Typical Application	11
6 Specifications	4	10 Power Supply Recommendations	15
6.1 Absolute Maximum Ratings	4	11 Layout	15
6.2 ESD Ratings	4	11.1 Layout Guidelines	15
6.3 Recommended Operating Conditions	4	11.2 Layout Example	16
6.4 Thermal Information	5	12 Device and Documentation Support	17
6.5 Electrical Characteristics	5	12.1 Documentation Support	17
6.6 Dynamic Characteristics	6	12.2 Receiving Notification of Documentation Updates	17
6.7 Timing Requirements	6	12.3 Community Resources	17
6.8 Typical Characteristics	7	12.4 Trademarks	17
7 Parameter Measurement Information	8	12.5 Electrostatic Discharge Caution	17
8 Detailed Description	10	12.6 Glossary	17
8.1 Overview	10	13 Mechanical, Packaging, and Orderable Information	17
8.2 Functional Block Diagram	10		

4 Revision History

Changes from Revision B (November 2017) to Revision C	Page
• Changed pin 6 To: $\overline{\text{EN}}$, pin 7 To: COM2, and pin 8 To: COM1 in Figure 27	16
Changes from Revision A (October 2017) to Revision B	Page
• Changed Pin 7 From: COM1 To: COM2	3
• Changed Pin 8 From: COM2 To: COM1	3
Changes from Original (August 2017) to Revision A	Page
• Changed the HBM value From: ± 3500 To: ± 5000 in the <i>ESD Ratings</i> table	4

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	A1	I/O	Signal path A1
2	A2	I/O	Signal path A2
3	B1	I/O	Signal path B1
4	B2	I/O	Signal path B2
5	GND	—	Ground
6	$\overline{\text{EN}}$	I	Enable (Active Low)
7	COM2	I/O	Common signal path 2
8	COM1	I/O	Common signal path 1
9	SEL	I	Switch select (logic Low = COM to A PORT Logic High = COM to B PORT)
10	VCC	—	Supply Voltage

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ ⁽²⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽³⁾		−0.3	5.5	V
V _{I/O}	Input-output DC voltage ⁽³⁾		−0.3	5.5	V
V _{SEL} , V _{EN}	Digital input voltage (SEL, $\overline{\text{EN}}$)		−0.3	5.5	V
I _K	Input-output port diode current	V _{I/O} < 0	−50		mA
I _{IK}	Digital logic input clamp current ⁽³⁾	V _I < 0	−50		mA
I _{CC}	Continuous current through VCC			100	mA
I _{GND}	Continuous current through GND		−100		mA
T _{stg}	Storage temperature		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±5000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	4.8	V
V _{I/O}	Analog voltage		0	3.6	V
V _{SEL} , V _{EN}	Digital input voltage (SEL, $\overline{\text{EN}}$)		0	V _{CC}	V
T _{RAMP} (V _{CC})	Power supply ramp time requirement (V _{CC})		100	1000	μs/V
I _{I/O}	Continuous current through I/O signal path (COM1, COM2, A1, A2, B1, B2)			±20	mA
T _A	Operating free-air temperature		−40	85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TMUX136	UNIT
		RSE (UQFN)	
		10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	191.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	94.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	117.5	°C/W
ψ _{JT}	Junction-to-top characterization parameter	7.4	°C/W
ψ _{JB}	Junction-to-board characterization parameter	117.4	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

T_A = –40°C to +85°C, Typical values are at V_{CC} = 3.3 V, T_A = 25°C, (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
A PORT SWITCH							
R _{ON}	ON-state resistance	V _{CC} = 2.7 V	V _{I/O} = 1.65 V, I _{ON} = −8 mA	5.7	9	Ω	
		V _{CC} = 2.3 V	V _{I/O} = 1.65 V, I _{ON} = −8 mA	5.7	9.5		
ΔR _{ON}	ON-state resistance match between signal path 1 and 2	V _{CC} = 2.3 V	V _{I/O} = 1.65 V, I _{ON} = −8 mA	0.1		Ω	
R _{ON (FLAT)}	ON-state resistance flatness	V _{CC} = 2.3 V	V _{I/O} = 1.65 V to 3.45 V, I _{ON} = −8 mA	1		Ω	
I _{OZ}	OFF leakage current	V _{CC} = 4.8 V	Switch OFF, V _B = 1.65 V to 3.45 V, V _{COM} = 0 V	−2	2	μA	
I _{OFF}	Power-off leakage current	V _{CC} = 0 V	Switch ON or OFF, V _B = 1.65 V to 3.45 V, V _{COM} = NC	−10	10	μA	
I _{ON}	ON leakage current	V _{CC} = 4.8 V	Switch ON, V _B = 1.65 V to 3.45 V, V _{COM} = NC	−2	2	μA	
		V _{CC} = 2.3 V	Switch ON, V _B = 1.65 V to 3.45 V, V _{COM} = NC	−125	125		
B PORT SWITCH							
R _{ON}	ON-state resistance	V _{CC} = 2.3 V	V _{I/O} = 0.4 V, I _{ON} = −8 mA	4.6	7.5	Ω	
ΔR _{ON}	ON-state resistance match between signal path 1 and 2	V _{CC} = 2.3 V	V _{I/O} = 0.4 V, I _{ON} = −8 mA	0.1		Ω	
R _{ON (FLAT)}	ON-state resistance flatness	V _{CC} = 2.3 V	V _{I/O} = 0 V to 0.4 V, I _{ON} = −8 mA	1		Ω	
I _{OZ}	OFF leakage current	V _{CC} = 4.8 V	Switch OFF, V _A = 0 V to 3.6 V, V _{COM} = 0 V	−2	2	μA	
I _{OFF}	Power-off leakage current	V _{CC} = 0 V	Switch ON or OFF, V _A = 0 V to 3.6 V, V _{COM} = NC	−10	10	μA	
I _{ON}	ON leakage current	V _{CC} = 4.8 V	Switch ON, V _A = 0 V to 3.6 V, V _{D±} = NC	−2	2	μA	
		V _{CC} = 2.3 V	Switch ON, V _A = 0 V to 3.6 V, V _B = NC	−125	125		
DIGITAL CONTROL INPUTS (SEL, $\overline{\text{EN}}$)							
V _{IH}	Input logic high	V _{CC} = 2.3 V to 4.8 V		1.3		V	
V _{IL}	Input logic low	V _{CC} = 2.3 V to 4.8 V			0.6	V	
I _{IN}	Input leakage current	V _{CC} = 4.8 V, V _{I/O} = 0 V to 3.6 V, V _{IN} = 0 to 4.8 V		−10	10	μA	

6.6 Dynamic Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
C_{ON}	PORT B ON capacitance	$V_{CC} = 3.3\text{ V}$, $V_{I/O} = 0$ or 3.3 V , $f = 240\text{ MHz}$	Switch ON		1.6	2	pF
	PORT A ON capacitance	$V_{CC} = 3.3\text{ V}$, $V_{I/O} = 0$ or 3.3 V , $f = 240\text{ MHz}$	Switch ON		1.4	2	pF
C_{OFF}	PORT B OFF capacitance	$V_{CC} = 3.3\text{ V}$, $V_{I/O} = 0$ or 3.3 V , $f = 240\text{ MHz}$	Switch OFF		1.4	2	pF
	PORT A OFF capacitance	$V_{CC} = 3.3\text{ V}$, $V_{I/O} = 0$ or 3.3 V , $f = 240\text{ MHz}$	Switch OFF		1.6	2	pF
C_I	Digital input capacitance	$V_{CC} = 3.3\text{ V}$, $V_I = 0$ or 2 V			2.2		pF
O_{ISO}	OFF Isolation	$V_{CC} = 2.3\text{ V}$ to 4.8 V , $R_L = 50\ \Omega$, $f = 240\text{ MHz}$	Switch OFF		–34		dB
X_{TALK}	Crosstalk	$V_{CC} = 2.3\text{ V}$ to 4.8 V , $R_L = 50\ \Omega$, $f = 240\text{ MHz}$	Switch ON		–37		dB
BW	–3-dB bandwidth	$V_{CC} = 2.3\text{ V}$ to 4.8 V , $R_L = 50\ \Omega$	Switch ON		6.1		GHz
SUPPLY							
V_{CC}	Power supply voltage			2.3		4.8	V
I_{CC}	Positive supply current	$V_{CC} = 4.8\text{ V}$, $V_{IN} = V_{CC}$ or GND, $V_{I/O} = 0\text{ V}$, Switch ON or OFF			30	50	μA
$I_{CC, HZ}$	Power supply current in high-Z mode	$V_{CC} = 4.8\text{ V}$, $V_{IN} = V_{CC}$ or GND, $V_{I/O} = 0\text{ V}$, Switch ON or OFF, $\overline{OE} = H$			5	10	μA

6.7 Timing Requirements

			MIN	NOM	MAX	UNIT
t_{pd}	Propagation delay	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_{CC} = 2.3\text{ V}$ to 4.8 V		100		ps
t_{switch}	Switching time (SEL to output)				600	ns
$t_{ZH, ZL}$	enable time ($\overline{EN}$ to output)			100		μs
$t_{HZ, LZ}$	disable time ($\overline{EN}$ to output)			200		ns
$t_{SK(P)}$	Skew of opposite transitions of same output			20		ps

6.8 Typical Characteristics




Figure 1. ON-Resistance vs $V_{I/O}$




Figure 2. Bandwidth




Figure 3. Off Isolation





Figure 4. Cross Talk


7 Parameter Measurement Information



Copyright © 2017, Texas Instruments Incorporated

- (1) All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.
- (2) C_L includes probe and jig capacitance.

Figure 5. Timing Diagram




Channel ON

$$R_{ON} = (V_{ON} - V_{I/O1}) / I_{ON} \text{ or } (V_{ON} - V_{I/O2}) / I_{ON}$$

$V_{SEL} = H \text{ or } L$

Figure 6. ON-State Resistance (R_{ON})




Channel OFF

$V_{SEL} = H \text{ or } L$

Figure 7. OFF Leakage Current (I_{OZ})

Parameter Measurement Information (continued)



Channel ON

V_{SEL} = H or L
R_S=R_L=50Ω

Figure 8. Bandwidth (BW)


8 Detailed Description

8.1 Overview

The TMUX136 device is a 2-channel, 2:1, switch specifically designed for the switching of high-speed signals in handset and consumer applications, such as cell phones, tablets, and notebooks but may be used for any high speed application. The wide bandwidth (6.1 GHz) of this switch allows signals to pass with minimum edge and phase distortion. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs and will support both single-ended and differential signals. The device also has a low power mode that reduces the power consumption to 5 μ A for portable applications with a battery or limited power budget.

The TMUX136 device integrates ESD protection cells on all pins, is available in a tiny UQFN package (1.5 mm $\times$ 2 mm) and is characterized over the free-air temperature range from -40°C to $+85^{\circ}\text{C}$.

8.2 Functional Block Diagram



Note A: EN is the internal enable signal applied to the switch.

8.3 Feature Description

8.3.1 Low Power Mode

The TMUX136 has a low power mode that reduces the power consumption to 5 μ A while the device is not in use. To put the device in low power mode and disable the switch, the bus-switch enable pin $\overline{\text{EN}}$ must be supplied with a logic High signal.

8.4 Device Functional Modes

8.4.1 High Impedance Mode

The TMUX136 has a high impedance mode that places all the signal paths in a Hi-Z state while the device is not in use. To put the device in high impedance mode and disable the switch, the bus-switch enable pin $\overline{\text{EN}}$ must be supplied with a logic *High* signal as shown in [Table 1](#).

Table 1. Function Table

SEL	$\overline{\text{EN}}$	SWITCH STATUS
X	High	Both A PORT and B PORT switches in High-Z
Low	Low	COM to A PORT
High	Low	COM to B PORT

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.2 Typical Application

There are many applications in which microprocessors or controllers have a limited number of I/Os. The TMUX136 solution can effectively expand the limited I/Os by switching between multiple buses in order to interface them to a single microprocessor or controller.




Figure 9. Typical Application

9.2.1 Design Requirements

The TMUX136 has internal 6-M Ω pulldown resistors on SEL and $\overline{\text{EN}}$, so no external resistors are required on the logic pins. The internal pulldown resistor on SEL ensures PORT A channel is selected by default. The internal pulldown resistor on $\overline{\text{EN}}$ enables the switch when power is applied to VCC.

9.2.1.1 Detailed Design Procedure

The TMUX136 can be properly operated without any external components. However, TI recommends that unused pins must be connected to ground through a 50- Ω resistor to prevent signal reflections back into the device.

Typical Application (continued)

9.2.2 Application Curves




Figure 10. Eye Pattern: 0.7 Gbps with No Device






Figure 11. Time Interval Error Histogram: 0.7 Gbps with No Device



The TMUX136 contributes only 8.4 ps of peak-to-peak jitter for 0.7-Gbps data rate

Figure 12. Eye Pattern: 0.7 Gbps with Switch



The TMUX136 contributes only 8.4 ps of peak-to-peak jitter for 0.7-Gbps data rate

Figure 13. Time Interval Error Histogram: 0.7 Gbps with Switch




Figure 14. Eye Pattern: 2.2 Gbps with No Device






Figure 15. Time Interval Error Histogram: 2.2 Gbps with No Device

Typical Application (continued)



The TMUX136 contributes only 3.8 ps of peak-to-peak jitter for 2.2-Gbps data rate

Figure 16. Eye Pattern: 2.2 Gbps with Switch



The TMUX136 contributes only 3.8 ps of peak-to-peak jitter for 2.2-Gbps data rate

Figure 17. Time Interval Error Histogram: 2.2 Gbps with Switch




Figure 18. Eye Pattern: 3 Gbps with No Device






Figure 19. Time Interval Error Histogram: 3 Gbps with No Device



The TMUX136 contributes only 5.8 ps of peak-to-peak jitter for 3-Gbps data rate

Figure 20. Eye Pattern: 3 Gbps with Switch



The TMUX136 contributes only 5.8 ps of peak-to-peak jitter for 3-Gbps data rate

Figure 21. Time Interval Error Histogram: 3 Gbps with Switch

Typical Application (continued)




Figure 22. Eye Pattern: 4.5 Gbps with No Device






Figure 23. Time Interval Error Histogram: 4.5 Gbps with No Device



The TMUX136 contributes only 7.6 ps of peak-to-peak jitter for 4.5-Gbps data rate

Figure 24. Eye Pattern: 4.5 Gbps with Switch



The TMUX136 contributes only 7.6 ps of peak-to-peak jitter for 4.5-Gbps data rate

Figure 25. Time Interval Error Histogram: 4.5 Gbps with Switch

10 Power Supply Recommendations

TI recommends placing a bypass capacitor as close to the supply pin VCC as possible to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

11 Layout

11.1 Layout Guidelines

Place supply bypass capacitors as close to VCC pin as possible and avoid placing the bypass caps near the high speed traces.

The high-speed signalpaths must should be no more than 4 inches long; otherwise, the eye diagram performance may be degraded.

Route the high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route high speed signal traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.

Avoid stubs on the high-speed signals traces because they cause signal reflections. If a stub is unavoidable, then the stub must be less than 200 mm.

Route all high-speed signal traces over continuous GND planes, with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in [Figure 26](#).




Figure 26. Four-Layer Board Stack-Up

The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer must be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.

11.2 Layout Example




Figure 27. Package Layout Diagram

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- [High-Speed Layout Guidelines Application Report](#)
- [High-Speed Interface Layout Guidelines](#)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX136MRSER	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	19H	Samples
TMUX136RSER	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	19G	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX136MRSER	UQFN	RSE	10	3000	180.0	9.5	2.2	1.8	0.75	4.0	8.0	Q3
TMUX136RSER	UQFN	RSE	10	3000	180.0	9.5	1.7	2.2	0.75	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX136MRSER	UQFN	RSE	10	3000	189.0	185.0	36.0
TMUX136RSER	UQFN	RSE	10	3000	189.0	185.0	36.0

RSE (R-PUQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD



4207268-3/D 01/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - D. This package complies to JEDEC MO-288 variation UEFD.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated