DW OR N PACKAGE

SLLS213A - JANUARY 1996 - REVISED JUNE 1999

- Single Chip With Easy Interface Between **UART and Serial-Port Connector of an External Modem or Other Computer** Peripheral
- **Five Drivers and Three Receivers Meet or Exceed the Requirements of ANSI Standard** TIA/EIA-232-F and ITU Recommendation V.28 Standards
- Supports Data Rates up to 120 kbit/s
- Complement to the GD75232
- Provides Pin-to-Pin Replacement for the Goldstar GD75323
- **Pin-Out Compatible With SN75196**
- **Functional Replacement for the MC145405**

(TOP VIEW) Vcc L 20 🛮 V_{DD} 1DA **∏** 2 19 1DY 2DA **∏** 3 18 2DY 3DA **∏** 4 17 **∏** 3DY 1RY **[**] 5 2RY [6 15 2RA 4DA **∏** 7 14**∏** 4DY 13 T 3RA 3RY [8 5DA **∏** 9 12 5DY GND **1** 10 11 [] V_{SS}

description

The GD75323 combines five drivers and three receivers from the trade-standard SN75188 and SN75189 bipolar quadruple drivers and receivers, respectively. The flow-through design of the GD75323 decreases the part count, reduces the board space required, and allows easy interconnection of the UART and serial-port connector. The all-bipolar circuits and processing of the GD75323 provide a rugged, low-cost solution for this function.

The GD75323 complies with the requirements of the ANSI TIA/EIA-232-F and ITU (formerly CCITT) V.28 standards. These standards are for data interchange between a host computer and a peripheral at signal rates up to 20 kbit/s. The switching speeds of the GD75323 are fast enough to support rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be assured unless the designer has design control of the cable and the interface circuits at both ends. For interoperability at signaling rates up to 120 kbit/s, use of ANSI Standard TIA/EIA-423-B and TIA/EIA-422-B and ITU Recommendations V.10 and V.11 are recommended.


The GD75323 is characterized for operation over a temperature range of 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)




schematic (each driver)



Resistor values shown are nominal.

schematic (each receiver)



Resistor values shown are nominal.

SLLS213A – JANUARY 1996 – REVISED JUNE 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	10 V
Supply voltage, V _{DD} (see Note 1)	
Supply voltage, V _{SS} (see Note 1)	
Input voltage range, V _I : Driver	–15 V to 7 V
Receiver	30 V to 30 V
Output voltage range, VO (Driver)	– 15 V to 15 V
Low-level output current, I _{OL} (Receiver)	20 mA
Package thermal impedance, θ_{JA} (see Note 2): DW package	kage
N packa	ge 67°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 se	conds 260°C
Storage temperature range, T _{stq}	– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT	
	V_{DD}	7.5	9	13.5		
Supply voltage	V _{SS}	-7.5	-9	-13.5	V	
	Vcc	4.5	5	5.5		
High-level input voltage, VIH	Driver	1.9			V	
Low-level input voltage, V _{IL}	Driver			0.8	V	
High level output ourrent leve	Driver			-6	m A	
High-level output current, IOH	Receiver			-0.5	mA	
High lovel output ourrent les	Driver			6	mA	
High-level output current, IOL	Receiver			16	IIIA	
Operating free-air temperature,TA		0		70	°C	

supply currents over operating free-air temperature range

	PARAMETER		TEST CONDIT	TIONS		MIN	MAX	UNIT
		All inputs at 1.9 V,	No load	$V_{DD} = 9 V$,	$V_{SS} = -9 V$		25	mA
,	Supply current from V _{DD}	All inputs at 1.9 v,	No load	V _{DD} = 12 V,	$V_{SS} = -12 \text{ V}$		32	IIIA
IDD		All inputs at 0.8 V,	No load	V _{DD} = 9 V,	$V_{SS} = -9 V$		7.5	mA
			No load	V _{DD} = 12 V,	$V_{SS} = -12 \text{ V}$		9.5	IIIA
	Ourselv surrout form V	All inputs at 1.9 V,	No load	$V_{DD} = 9 V$,	$V_{SS} = -9 V$		-25	mA
las		All inputs at 1.9 v,	No load	V _{DD} = 12 V,	$V_{SS} = -12 \text{ V}$		-32	IIIA
ISS	Supply current from VSS	All inputs at 0.8 V,	No load	$V_{DD} = 9 V$,	V _{SS} = -9 V		-5.3	m A
		All inputs at 0.6 v,	NO IOAU	V _{DD} = 12 V,	$V_{SS} = -12 \text{ V}$		-5.3	mA
ICC	Supply current from V _{CC}	V _{CC} = 5 V,	All inputs at 5 V,	No load			20	mA



NOTES: 1. All voltages are with respect to the network ground terminal.

^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

DRIVER SECTION

electrical characteristics over operating free-air temperature range, V_{DD} = 9 V, V_{SS} = -9 V, V_{CC} = 5 V (unless otherwise noted)

	PARAMETER		TEST CONDITIO	ONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	$V_{IL} = 0.8 V,$	$R_L = 3 k\Omega$,	See Figure 1	6	7.5		V
VOL	Low-level output voltage (see Note 3)	V _{IH} = 1.9 V,	$R_L = 3 k\Omega$,	See Figure 1		-7.5	-6	V
lΗ	High-level input current	V _I = 5 V,	See Figure 2				10	μΑ
IIL	Low-level input current	V _I = 0,	See Figure 2				-1.6	mA
IOS(H)	High-level short-circuit output current (see Note 4)	V _{IL} = 0.8 V,	V _O = 0,	See Figure 1	-4.5	-9	-19.5	mA
los(L)	Low-level short-circuit output current	V _{IH} = 2 V,	V _O = 0,	See Figure 1	4.5	9	19	mA
r _O	Output resistance (see Note 5)	VCC = VDD =	$V_{SS} = 0$,	$V_0 = -2 \text{ V to } 2 \text{ V}$	300			Ω

- NOTES: 3. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only, e.g., if –10 V is maximum, the typical value is a more negative voltage.
 - 4. Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings.
 - 5. Test conditions are those specified by TIA/EIA-232-F and as listed above.

switching characteristics, V_{DD} = 12 V, V_{SS} = -12 V, V_{CC} = 5 V $\pm 10\%$, T_A = 25°C

	PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	C _L = 15 pF,		315	500	ns
tPHL	Propagation delay time, high- to low-level output	See Figure 3			75	175	ns
	Transition time, low- to high-level output	R_L = 3 kΩ to 7 kΩ, See Figure 3	C _L = 15 pF,		60	100	ns
^t TLH		R_L = 3 kΩ to 7 kΩ, See Figure 3 and Note 6	$C_L = 2500 \text{ pF},$		1.7	2.5	μs
<u></u>	Transition time, high- to low-level output (see Note 5)	R_L = 3 kΩ to 7 kΩ, See Figure 3	C _L = 15 pF,		40	75	ns
[†] THL		R_L = 3 kΩ to 7 kΩ, See Figure 3 and Note 7	$C_L = 2500 \text{ pF},$		1.5	2.5	μs

- NOTES: 6. Measured between 3-V and 3-V points of the output waveform (TIA/EIA-232-F conditions), all unused inputs are tied either high or low.
 - 7. Measured between 3-V and -3-V points of the output waveform (TIA/EIA-232-F conditions), all unused inputs are tied either high or low.



RECEIVER SECTION

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP [†]	MAX	UNIT	
\/	Desitive going input threshold voltage	See Figure 5	T _A = 25°C	1.75	1.9	2.3		
VIT+	Positive-going input threshold voltage	See Figure 5	$T_A = 0$ °C to 70 °C	1.55		2.3	V	
V _{IT} _	Negative-going input threshold voltage	See Figure 5		0.75	0.97	1.25	٧	
V _{hys}	Input hysteresis voltage (V _{IT+} – V _{IT-})	See Figure 5		0.5				
Vall	High-level output voltage	I _{OH} = -0.5 mA	V _{IH} = 0.75 V	2.6	4	5	V	
VOH	r light-level output voltage	10H = -0.5 IIIA	Inputs open	2.6			v	
V _{OL}	Low-level output voltage	$I_{OL} = 10 \text{ mA},$	V _I = 3 V		0.2	0.45	V	
	High-level input current	V _I = 25 V,	See Figure 5	3.6		8.3	mA	
ΊΗ	nigh-level input current	V _I = 3 V,	See Figure 5	0.43			IIIA	
1	Low-level input current	$V_{I} = -25 \text{ V},$	See Figure 5	-3.6		-8.3	mA	
' _	Low-level input current	$V_{I} = -3 V$,	See Figure 5	-0.43			IIIA	
los	Short-circuit output current	See Figure 4			-3.4	-12	mA	

[†] All typical values are at $T_A = 25^{\circ}C$, $V_{CC} = 5$ V, $V_{DD} = 9$ V, and $V_{SS} = -9$ V.

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = -12 V, T_A = 25°C

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output				107	500	ns
tPHL	Propagation delay time, high- to low-level output	$C_L = 50 \text{ pF},$	$R_L = 5 k\Omega$,		42	150	ns
^t TLH	Transition time, low- to high-level output	See Figure 6			175	525	ns
tTHL	Transition time, high- to low-level output				16	60	ns

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit for V_{OH} , V_{OL} , $I_{OS(H)}$, and $I_{OS(L)}$





Figure 2. Driver Test Circuit for $I_{\mbox{\scriptsize IH}}$ and $I_{\mbox{\scriptsize IL}}$




PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

B. The pulse generator has the following characteristics: t_W = 25 μ s, PRR = 20 kHz, Z_O = 50 Ω , t_r = t_f < 50 ns.

Figure 3. Driver Test Circuit and Voltage Waveforms



50% 50% Input V_{DD} -5 V Input ^tPHL ^tPLH **Pulse** ۷o Generator ۷он 90% See Note B (see Note A) 50% 50% Output 10% 10% Vol VSS tTHLtTLH **TEST CIRCUIT VOLTAGE WAVEFORMS**

NOTES: A. C_I includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $t_W = 25 \,\mu s$, PRR = 20 kHz, $Z_O = 50 \,\Omega$, $t_T = t_f < 50 \,ns$.

Figure 6. Receiver Propagation and Transition Times

TYPICAL CHARACTERISTICS DRIVER SECTION




Figure 7




Figure 9




Figure 8





Figure 10



INPUT THRESHOLD VOLTAGE

TYPICAL CHARACTERISTICS RECEIVER SECTION



SUPPLY VOLTAGE 2 $V_{\text{IT+}}$ 1.8 V_{IT} - Input Threshold Voltage - V 1.6 1.4 1.2 1 V_{IT}-0.8 0.6 0.4 0.2 0 2 3 5 8 9 10 V_{CC} - Supply Voltage - V

Figure 11





Figure 12



NOTE A: This figure shows the maximum amplitude of a positive-going pulse that, starting from 0 V, does not cause a change of the output level.

Figure 13

Figure 14



APPLICATION INFORMATION

Diodes placed in series with the V_{DD} and V_{SS} leads protect the GD75323 in the fault condition in which the device outputs are shorted to V_{DD} or V_{SS} , and the power supplies are at low and provide low-impedance paths to ground (see Figure 15).





Figure 15. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F



[†] See Figure 10 to select the correct values for the loading capacitors (C1, C2, C3, C4, and C5), which may be required to meet the RS-232 maximum slew-rate requirement of 30 V/μs. The value of the loading capacitors required depends upon the line length and desired slew rate, but is typically 330 pF.

NOTE C: To use the receivers only, $V_{\mbox{DD}}$ and $V_{\mbox{SS}}$ both must be powered or tied to ground.

Figure 16. Typical Connection





PACKAGE OPTION ADDENDUM

17-Mar-2017

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
GD75323DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75323	Samples
GD75323DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75323	Samples
GD75323DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75323	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

17-Mar-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
GD75323DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1

www.ti.com 26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
GD75323DWR	SOIC	DW	20	2000	367.0	367.0	45.0



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.