- **Single Chip With Easy Interface Between UART and Serial-Port Connector of an External Modem or Other Computer Peripheral**

- **Five Drivers and Three Receivers Meet or Exceed the Requirements of ANSI Standard TIA/EIA-232-F and ITU Recommendation V.28 Standards**

- **Supports Data Rates up to 120 kbit/s**

- **Complement to the GD75232**

- **Provides Pin-to-Pin Replacement for the Goldstar GD75323**

- **Pin-Out Compatible With SN75196**

- **Functional Replacement for the MC145405**

**DW OR N PACKAGE
(TOP VIEW)**

V_{CC}	1	20	V_{DD}
1DA	2	19	1DY
2DA	3	18	2DY
3DA	4	17	3DY
1RY	5	16	1RA
2RY	6	15	2RA
4DA	7	14	4DY
3RY	8	13	3RA
5DA	9	12	5DY
GND	10	11	V_{SS}

description

The GD75323 combines five drivers and three receivers from the trade-standard SN75188 and SN75189 bipolar quadruple drivers and receivers, respectively. The flow-through design of the GD75323 decreases the part count, reduces the board space required, and allows easy interconnection of the UART and serial-port connector. The all-bipolar circuits and processing of the GD75323 provide a rugged, low-cost solution for this function.

The GD75323 complies with the requirements of the ANSI TIA/EIA-232-F and ITU (formerly CCITT) V.28 standards. These standards are for data interchange between a host computer and a peripheral at signal rates up to 20 kbit/s. The switching speeds of the GD75323 are fast enough to support rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be assured unless the designer has design control of the cable and the interface circuits at both ends. For interoperability at signaling rates up to 120 kbit/s, use of ANSI Standard TIA/EIA-423-B and TIA/EIA-422-B and ITU Recommendations V.10 and V.11 are recommended.

The GD75323 is characterized for operation over a temperature range of 0°C to 70°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS

GD75323
MULTIPLE RS-232 DRIVERS AND RECEIVERS

logic symbol†

|		
1DA	2	19 **1DY**
2DA	3	18 **2DY**
3DA	4	17 **3DY**
1RY	5	16 **1RA**
2RY	6	15 **2RA**
4DA	7	14 **4DY**
3RY	8	13 **3RA**
5DA	9	12 **5DY**

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)

1DA	2 — 19	**1DY**
2DA	3 — 18	**2DY**
3DA	4 — 17	**3DY**
1RY	5 — 16	**1RA**
2RY	6 — 15	**2RA**
4DA	7 — 14	**4DY**
3RY	8 — 13	**3RA**
5DA	9 — 12	**5DY**

TEXAS
INSTRUMENTS

2

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

schematic (each driver)

Resistor values shown are nominal.

schematic (each receiver)

Resistor values shown are nominal.

GD75323
MULTIPLE RS-232 DRIVERS AND RECEIVERS

SLLS213A – JANUARY 1996 – REVISED JUNE 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	10 V
Supply voltage, V_{DD} (see Note 1)	15 V
Supply voltage, V_{SS} (see Note 1)	−15 V
Input voltage range, V_I: Driver	−15 V to 7 V
Receiver	−30 V to 30 V
Output voltage range, V_O (Driver)	− 15 V to 15 V
Low-level output current, I_{OL} (Receiver)	20 mA
Package thermal impedance, θ_{JA} (see Note 2): DW package	97°C/W
N package	67°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T_{stg}	− 65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to the network ground terminal.
2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage	V_{DD}	7.5	9	13.5	V
	V_{SS}	−7.5	−9	−13.5	
	V_{CC}	4.5	5	5.5	
High-level input voltage, V_{IH}	Driver	1.9			V
Low-level input voltage, V_{IL}	Driver			0.8	V
High-level output current, I_{OH}	Driver			−6	mA
	Receiver			−0.5	
High-level output current, I_{OL}	Driver			6	mA
	Receiver			16	
Operating free-air temperature,T_A		0		70	°C

supply currents over operating free-air temperature range

PARAMETER		TEST CONDITIONS			MIN	MAX	UNIT
I_{DD}	Supply current from V_{DD}	All inputs at 1.9 V,	No load	V_{DD} = 9 V, V_{SS} = −9 V		25	mA
				V_{DD} = 12 V, V_{SS} = −12 V		32	
		All inputs at 0.8 V,	No load	V_{DD} = 9 V, V_{SS} = −9 V		7.5	mA
				V_{DD} = 12 V, V_{SS} = −12 V		9.5	
I_{SS}	Supply current from V_{SS}	All inputs at 1.9 V,	No load	V_{DD} = 9 V, V_{SS} = −9 V		−25	mA
				V_{DD} = 12 V, V_{SS} = −12 V		−32	
		All inputs at 0.8 V,	No load	V_{DD} = 9 V, V_{SS} = −9 V		−5.3	mA
				V_{DD} = 12 V, V_{SS} = −12 V		−5.3	
I_{CC}	Supply current from V_{CC}	V_{CC}= 5 V,	All inputs at 5 V,	No load		20	mA

![Texas Instruments logo] TEXAS INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

DRIVER SECTION

electrical characteristics over operating free-air temperature range, V_{DD} = 9 V, V_{SS} = −9 V, V_{CC} = 5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	V_{IL} = 0.8 V,	R_L = 3 kΩ,	See Figure 1	6	7.5		V
V_{OL}	Low-level output voltage (see Note 3)	V_{IH} = 1.9 V,	R_L = 3 kΩ,	See Figure 1		−7.5	−6	V
I_{IH}	High-level input current	V_I = 5 V,	See Figure 2				10	μA
I_{IL}	Low-level input current	V_I = 0,	See Figure 2				−1.6	mA
$I_{OS(H)}$	High-level short-circuit output current (see Note 4)	V_{IL} = 0.8 V,	V_O = 0,	See Figure 1	−4.5	−9	−19.5	mA
$I_{OS(L)}$	Low-level short-circuit output current	V_{IH} = 2 V,	V_O = 0,	See Figure 1	4.5	9	19	mA
r_o	Output resistance (see Note 5)	$V_{CC} = V_{DD} = V_{SS}$ = 0,	V_O = −2 V to 2 V		300			Ω

NOTES: 3. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only, e.g., if − 10 V is maximum, the typical value is a more negative voltage.
4. Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings.
5. Test conditions are those specified by TIA/EIA-232-F and as listed above.

switching characteristics, V_{DD} = 12 V, V_{SS} = −12 V, V_{CC} = 5 V ±10%, T_A = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low- to high-level output	R_L = 3 kΩ to 7 kΩ, See Figure 3	C_L = 15 pF,		315	500	ns
t_{PHL}	Propagation delay time, high- to low-level output				75	175	ns
t_{TLH}	Transition time, low- to high-level output	R_L = 3 kΩ to 7 kΩ, See Figure 3	C_L = 15 pF,		60	100	ns
		R_L = 3 kΩ to 7 kΩ, See Figure 3 and Note 6	C_L = 2500 pF,		1.7	2.5	μs
t_{THL}	Transition time, high- to low-level output (see Note 5)	R_L = 3 kΩ to 7 kΩ, See Figure 3	C_L = 15 pF,		40	75	ns
		R_L = 3 kΩ to 7 kΩ, See Figure 3 and Note 7	C_L = 2500 pF,		1.5	2.5	μs

NOTES: 6. Measured between −3-V and 3-V points of the output waveform (TIA/EIA-232-F conditions), all unused inputs are tied either high or low.
7. Measured between 3-V and −3-V points of the output waveform (TIA/EIA-232-F conditions), all unused inputs are tied either high or low.

RECEIVER SECTION

electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP[†]	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage	See Figure 5	$T_A = 25°C$	1.75	1.9	2.3	V
			$T_A = 0°C$ to 70 °C	1.55		2.3	
V_{IT-}	Negative-going input threshold voltage	See Figure 5		0.75	0.97	1.25	
V_{hys}	Input hysteresis voltage ($V_{IT+} - V_{IT-}$)				0.5		
V_{OH}	High-level output voltage	$I_{OH} = -0.5$ mA	$V_{IH} = 0.75$ V	2.6	4	5	V
			Inputs open	2.6			
V_{OL}	Low-level output voltage	$I_{OL} = 10$ mA,	$V_I = 3$ V		0.2	0.45	V
I_{IH}	High-level input current	$V_I = 25$ V,	See Figure 5	3.6		8.3	mA
		$V_I = 3$ V,	See Figure 5	0.43			
I_{IL}	Low-level input current	$V_I = -25$ V,	See Figure 5	−3.6		−8.3	mA
		$V_I = -3$ V,	See Figure 5	−0.43			
I_{OS}	Short-circuit output current	See Figure 4			−3.4	−12	mA

[†] All typical values are at $T_A = 25°C$, $V_{CC} = 5$ V, $V_{DD} = 9$ V, and $V_{SS} = -9$ V.

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = −12 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low- to high-level output			107	500	ns
t_{PHL}	Propagation delay time, high- to low-level output	$C_L = 50$ pF, $R_L = 5$ kΩ,		42	150	ns
t_{TLH}	Transition time, low- to high-level output	See Figure 6		175	525	ns
t_{THL}	Transition time, high- to low-level output			16	60	ns

PARAMETER MEASUREMENT INFORMATION

**Figure 1. Driver Test Circuit
for V_{OH}, V_{OL}, $I_{OS(H)}$, and $I_{OS(L}$**

Figure 2. Driver Test Circuit for I_{IH} and I_{IL}

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION

TEST CIRCUIT   **VOLTAGE WAVEFORMS**

NOTES: A. C_L includes probe and jig capacitance.
B. The pulse generator has the following characteristics: $t_w = 25\ \mu s$, PRR = 20 kHz, $Z_O = 50\ \Omega$, $t_r = t_f < 50$ ns.

Figure 3. Driver Test Circuit and Voltage Waveforms

Figure 4. Receiver Test Circuit for I_{OS}

**Figure 5. Receiver Test Circuit
for V_{IT}, V_{OH}, and V_{OL}**

TEST CIRCUIT   **VOLTAGE WAVEFORMS**

NOTES: A. C_L includes probe and jig capacitance.
B. The pulse generator has the following characteristics: $t_w = 25\ \mu s$, PRR = 20 kHz, $Z_O = 50\ \Omega$, $t_r = t_f < 50$ ns.

Figure 6. Receiver Propagation and Transition Times

TYPICAL CHARACTERISTICS

DRIVER SECTION

VOLTAGE-TRANSFER CHARACTERISTICS

Figure 7

**OUTPUT CURRENT
vs
OUTPUT VOLTAGE**

Figure 8

**SHORT-CIRCUIT OUTPUT CURRENT
vs
FREE-AIR TEMPERATURE**

Figure 9

**SLEW RATE
vs
LOAD CAPACITANCE**

Figure 10

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

RECEIVER SECTION

INPUT THRESHOLD VOLTAGE
vs
FREE-AIR TEMPERATURE

Figure 11

INPUT THRESHOLD VOLTAGE
vs
SUPPLY VOLTAGE

Figure 12

NOISE REJECTION

MAXIMUM SUPPLY VOLTAGE
vs
FREE-AIR TEMPERATURE

NOTE A: This figure shows the maximum amplitude of a positive-going pulse that, starting from 0 V, does not cause a change of the output level.

Figure 13

Figure 14

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

APPLICATION INFORMATION

Diodes placed in series with the V_{DD} and V_{SS} leads protect the GD75323 in the fault condition in which the device outputs are shorted to V_{DD} or V_{SS}, and the power supplies are at low and provide low-impedance paths to ground (see Figure 15).

Figure 15. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F

† See Figure 10 to select the correct values for the loading capacitors (C1, C2, C3, C4, and C5), which may be required to meet the RS-232 maximum slew-rate requirement of 30 V/µs. The value of the loading capacitors required depends upon the line length and desired slew rate, but is typically 330 pF.

NOTE C: To use the receivers only, V_{DD} and V_{SS} both must be powered or tied to ground.

Figure 16. Typical Connection

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
GD75323DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75323	Samples
GD75323DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75323	Samples
GD75323DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75323	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
GD75323DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
GD75323DWR	SOIC	DW	20	2000	367.0	367.0	45.0

10.63
9.97 TYP

PIN 1 ID
AREA

A

1

18X 1.27

20

C

SEATING PLANE

0.1 C

13.0
12.6
NOTE 3

2X
11.43

10

11

20X 0.51
0.31

B

7.6
7.4
NOTE 4

⊕ 0.25Ⓜ C A B

2.65 MAX

SEE DETAIL A

0.33 TYP
0.10

0.25
GAGE PLANE

0° - 8°

1.27
0.40

0.3
0.1

DETAIL A
TYPICAL

4220724/A 05/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

20X (2)

SYMM

1

20X (0.6)

18X (1.27)

20

SYMM

(R0.05)
TYP

10

11

(9.3)

LAND PATTERN EXAMPLE
SCALE:6X

SOLDER MASK
OPENING

METAL

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

0.07 MAX
ALL AROUND

0.07 MIN
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220724/A   05/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

20X (2)

1

20X (0.6)

18X (1.27)

SYMM

SYMM

20

10

11

(9.3)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A   05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE