











SN74LVC1G66-Q1

SCES499E - JUNE 2001-REVISED APRIL 2015

SN74LVC1G66-Q1 Single Bilateral Analog Switch

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
 - Device HBM Classification Level H2
 - Device CDM Classification Level C5
 - Device MM Classification Level M3
- 1.65-V to 5.5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 0.8 ns at 3.3 V
- High On-Off Output Voltage Ratio
- High Degree of Linearity
- High Speed, Typically 0.5 ns ($V_{CC} = 3 \text{ V}$, $C_{L} = 50 \text{ pF}$
- Low ON-State Resistance, Typically ≉5.5 Ω $(V_{CC} = 4.5 \text{ V})$
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

Applications

- Infotainment Systems
- Wireless Devices
- Audio and Video Signal Routing
- Portable Computing
- Wearable Devices
- Signal Gating, Chopping, Modulation or Demodulation (Modem)
- Signal Multiplexing for Analog-to-Digital and Digital-to-Analog Conversion Systems

3 Description

This single analog switch is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G66-Q1 device supports analog and digital signals. The device permits bidirectional transmission of signals with amplitudes of up to 5.5 V (peak).

Device Information⁽¹⁾

	PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SN74LVC1G66-Q1	SOT-23 (5)	2.90 mm × 1.60 mm
		SC70 (5)	1.60 mm × 1.20 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Logic Diagram (Positive Logic)






Table of Contents

1	Features 1		8.1 Overview	12
2	Applications 1		8.2 Functional Block Diagram	12
3	Description 1		8.3 Feature Description	12
4	Revision History2		8.4 Device Functional Modes	12
5	Pin Configuration and Functions	9	Application and Implementation	13
6	Specifications		9.1 Application Information	13
0	6.1 Absolute Maximum Ratings		9.2 Typical Application	13
	6.2 ESD Ratings	10	Power Supply Recommendations	14
	6.3 Recommended Operating Conditions	11	Layout	14
	6.4 Thermal Information		11.1 Layout Guidelines	
	6.5 Electrical Characteristics		11.2 Layout Example	15
	6.6 Switching Characteristics	12	Device and Documentation Support	
	6.7 Analog Switch Characteristics		12.1 Documentation Support	
	6.8 Operating Characteristics		12.2 Trademarks	
	6.9 Typical Characteristics		12.3 Electrostatic Discharge Caution	15
7	Parameter Measurement Information8		12.4 Glossary	15
8	Detailed Description	13	Mechanical, Packaging, and Orderable Information	

4 Revision History


Changes from Revision D (January 2008) to Revision E


Page

Submit Documentation Feedback Copyright © 2001–2015, Texas Instruments Incorporated



5 Pin Configuration and Functions





Pin Functions

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
Α	1	I/O	Bidirectional signal to be switched
В	2	I/O	Bidirectional signal to be switched
С	4	1	Controls the switch (L = OFF, H = ON)
GND	3	_	Ground pin
V _{CC}	5	_	Power pin

Draduat Folder Links, CN741 VC4C66 (

Copyright © 2001–2015, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage ⁽²⁾		-0.5	6.5	V
V_{I}	Input voltage ⁽²⁾⁽³⁾		-0.5	6.5	V
V _{I/O}	Switch I/O voltage ⁽²⁾⁽³⁾⁽⁴⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Control input clamp current	V _I < 0		-50	mA
I _{IOK}	I/O port diode current	V _{I/O} < 0		-50	mA
I _T	ON-state switch current	$V_{I/O}$ < 0 to V_{CC}		±50	mA
	Continuous current through V _{CC} or GND			±100	mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

6.2 ESD Ratings

			VALUE	UNIT
M	Floatroatatio disaborge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	2000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65	5.5	V
$V_{I/O}$	I/O port voltage		0	V_{CC}	V
		V _{CC} = 1.65 V to 1.95 V	$V_{CC} \times 0.65$		
.,	High level in a trade of a sector line of	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		V
V _{IH}	High-level input voltage, control input	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} × 0.7		
		V _{CC} = 1.65 V to 1.95 V		$V_{CC} \times 0.35$	
.,	Low-level input voltage, control input	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V
V_{IL}		V _{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$	V
		V _{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$	
V_{I}	Control input voltage		0	5.5	V
		V _{CC} = 1.65 V to 1.95 V		20	
۸ ـ ۲ / ۸	Inner the profition wine and fall time	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		20	0 /
Δt/Δv	Input transition rise and fall time	V _{CC} = 3 V to 3.6 V		10	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		10	
T _A	Operating free-air temperature		-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

Product Folder Links: SN74LVC1G66-Q1

⁽³⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁴⁾ This value is limited to 5.5 V maximum.



6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74LVC1		
		DBV (SOT-23)	DCK (SC70)	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	206	252	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	V _{CC}	MIN TYP(1)	MAX	UNIT
		$V_I = V_{CC}$ or GND,	$I_S = 4 \text{ mA}$	1.65 V	12	35	
_	ONI state switch marietance	$V_C = V_{CC}$ of GND,	$I_S = 8 \text{ mA}$	2.3 V	9	30	Ω
r _{on}	ON-state switch resistance	(see Figure 2 and	$I_S = 16 \text{ mA}$	3 V	9	30	Ω
		Figure 1)	$I_S = 16 \text{ mA}$	4.5 V	5.5	25	
		V – V or GND	$I_S = 4 \text{ mA}$	1.65 V	74.5	165	
_	Dook on registance	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$	$I_S = 8 \text{ mA}$	2.3 V	20	60	Ω
r _{on(p)}	Peak on resistance	(see Figure 2 and	$I_S = 16 \text{ mA}$	3 V	12.5	35	Ω
		Figure 1)	I _S = 16 mA	4.5 V	7.5	25	
		$V_I = V_{CC}$ and $V_O = GND$ or	r	5.5 V		±1	
I _{S(off)}	OFF-state switch leakage current	$V_I = GND \text{ and } V_O = V_{CC},$ $V_C = V_{IL} \text{ (see Figure 3)}$				±0.1 ⁽¹⁾	μA
la.	ON-state switch leakage current	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$, V _O = Open	5.5 V		±1	μA
I _{S(on)}	ON-State Switch leakage current	(see Figure 4)		3.5 V		±0.1 ⁽¹⁾	μΛ
ı.	Control input current	$V_C = V_{CC}$ or GND		5.5 V		±1	μA
l _l	Control input current	AC = ACC OL GIAD		3.5 V		±0.1 ⁽¹⁾	μА
1	Supply current	$V_C = V_{CC}$ or GND		5.5 V		10	
I _{CC}	Supply current	AC = ACC OL GIAD		3.5 V		1 ⁽¹⁾	μA
ΔI_{CC}	Supply current change	$V_{C} = V_{CC} - 0.6 \text{ V}$		5.5 V		500	μΑ
C _{ic}	Control input capacitance			5 V	2		pF
C _{io(off)}	Switch input and output capacitance			5 V	6		pF
C _{io(on)}	Switch input and output capacitance		·	5 V	13		pF

⁽¹⁾ $T_A = 25^{\circ}C$

6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)

		V _{CC} = ± 0.7			2.5 V .2 V		3.3 V 3 V	V _{CC} : ± 0.		UNIT		
	(INPOT) (OU		(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{pd}^{(1)}$	Propagation delay	A or B	B or A		5.5		3.2		2.8		2.6	ns
t _{en} (2)	Enable time	С	A or B	2.5	14	1.9	9.5	1.8	8	1.5	7.2	ns
$t_{dis}^{(3)}$	Disable time	С	A or B	2.2	12	1.4	8.9	2	8.4	1.4	6.9	ns

⁽¹⁾ t_{PLH} and t_{PHL} are the same as t_{pd}. The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

Product Folder Links: SN74LVC1G66-Q1

⁽²⁾ t_{PZL} and t_{PZH} are the same as t_{en}.

⁽³⁾ t_{PLZ} and t_{PHZ} are the same as t_{dis}.



6.7 Analog Switch Characteristics

 $T_{\Lambda} = 25^{\circ}C$

I _A = 25°C	FROM	то	TEST			
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	V _{cc}	TYP	UNIT
				1.65 V	35	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	120	
			f _{in} = sine wave (see Figure 6)	3 V	175	
Frequency response ⁽¹⁾	A == D	D == 4		4.5 V	195	NAL I
(switch ON)	A or B	B or A		1.65 V	>300	MHz
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	>300	
			f _{in} = sine wave (see Figure 6)	3 V	>300	
				4.5 V	>300	
				1.65 V	35	
Crosstalk		2.3 V	50	m\/		
(control input to signal output)	C	AUID	f _{in} = 1 MHz (square wave) (see Figure 7)	3 V	70	mV
			,	4.5 V	100	
	A or B	D. A.		1.65 V	-58	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	– 58	
			f _{in} = 1 MHz (sine wave) (see Figure 8)	3 V	– 58	
Feedthrough attenuation (2)				4.5 V	– 58	
(switch OFF)	AUID	D OI A		1.65 V	-42	
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	-42	
			f _{in} = 1 MHz (sine wave) (see Figure 8)	3 V	-42	
				4.5 V	-42	
				1.65 V	0.1%	
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$	2.3 V	0.025%	
			f _{in} = 1 kHz (sine wave) (see Figure 9)	3 V	0.015%	
Sine-wave distortion	A or B	B or A		4.5 V	0.01%	
Sine-wave distortion	AUID	DUIA		1.65 V	0.15%	
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$	2.3 V	0.025%	
			f _{in} = 10 kHz (sine wave) (see Figure 9)	3 V	0.015%	
			,	4.5 V	0.01%	

⁽¹⁾ Adjust f_{in} voltage to obtain 0 dBm at output. Increase f_{in} frequency until dB meter reads -3 dB. (2) Adjust f_{in} voltage to obtain 0 dBm at input.

6.8 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	V _{CC} = 5 V TYP	UNIT
C_{pd}	Power dissipation capacitance	f = 10 MHz	8	9	9	11	pF


Submit Documentation Feedback

Copyright © 2001–2015, Texas Instruments Incorporated



6.9 Typical Characteristics

 $T_A = 25^{\circ}C$





7 Parameter Measurement Information




Figure 2. ON-State Resistance Test Circuit




Figure 3. OFF-State Switch Leakage-Current Test Circuit





Figure 4. ON-State Switch Leakage-Current Test Circuit




Parameter Measurement Information (continued)



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

.,	INI	PUTS	.,	V	0	_	v	
V _{CC}	V_{I}	t _r /t _f	V _M	V _{LOAD}	CL	R _L	V_{Δ}	
1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V	
2.5 V \pm 0.2 V	v_{cc}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V	
3.3 V \pm 0.3 V	V_{CC}	≤2.5 ns	V _{CC} /2	2×V _{CC}	50 pF	500 Ω	0.3 V	
5 V \pm 0.5 V	v_{cc}	≤2.5 ns	V _{CC} /2	2×V _{CC}	50 pF	500 Ω	0.3 V	



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 5. Load Circuit and Voltage Waveforms



Parameter Measurement Information (continued)




Figure 6. Frequency Response (Switch ON)




Figure 7. Crosstalk (Control Input – Switch Output)



Parameter Measurement Information (continued)




Figure 8. Feedthrough (Switch OFF)




Figure 9. Sine-Wave Distortion



8 Detailed Description

8.1 Overview

This single analog switch is designed for 1.65-V to 5.5-V V_{CC} operation in automotive applications.

The SN74LVC1G66-Q1 device supports analog and digital signals. The device permits bidirectional transmission of signals with amplitudes of up to 5.5 V (peak). Like all analog switches, the SN74LVC1G66-Q1 is bidirectional.

8.2 Functional Block Diagram




Figure 10. Logic Diagram (Positive Logic)

8.3 Feature Description

This device is tested for operation in automotive applications. The SN74LVC1G66-Q1 has a wide V_{CC} range, allowing rail-to-rail operation of signals anywhere from a 1.8-V system to a 5-V system. In addition, the control input (C Pin) is 5.5-V tolerant, allowing higher-voltage logic to interface to the switch control system.

8.4 Device Functional Modes

Table 1. Function Table

CONTROL INPUT (C)	SWITCH
L	OFF
Н	ON

Product Folder Links: SN74LVC1G66-Q1



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC1G66-Q1 device can be used in any situation where an SPST switch would be used and a solid-state, voltage-controlled version is preferred.

9.2 Typical Application




Figure 11. Typical Application Schematic

9.2.1 Design Requirements

The SN74LVC1G66-Q1 device allows on and off control of analog and digital signals with a digital control signal. All input signals must be between 0 V and V_{CC} for optimal operation.

9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta v$ in the Recommended Operating Conditions table.
 - For specified high and low levels, see V_{IH} and V_{IL} in the Recommended Operating Conditions table.
 - Inputs and outputs are overvoltage tolerant and can therefore go as high as 5.5 V at any valid $V_{
 m CC}$.
- 2. Recommended output conditions:
 - Load currents should not exceed ±50 mA.
- 3. Frequency selection criterion:
 - Maximum frequency tested is 150 MHz.
 - Added trace resistance and capacitance can reduce maximum frequency capability; follow the layout practices listed in the *Layout* section.

Copyright © 2001–2015, Texas Instruments Incorporated

Typical Application (continued)

9.2.3 Application Curve




Figure 12. r_{on} vs V_I , $V_{CC} = 2.5$ V (SN74LVC1G66-Q1)

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions* table.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If multiple pins are labeled V_{CC} , then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins are tied together internally. For devices with dual supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1- μ F bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 13 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.



11.2 Layout Example




Figure 13. Trace Example

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Implications of Slow or Floating CMOS Inputs, SCBA004
- Selecting the Right Texas Instruments Signal Switch, SZZA030

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Draduct Folder Links, CN741 VC4C4

Copyright © 2001-2015, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

19-Apr-2015

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
1P1G66QDBVRG4Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C66R	Samples
1P1G66QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C66R	Samples
SN74LVC1G66QDCKRQ1	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C6O	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

19-Apr-2015

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1G66-Q1:

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ſ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package	Package	Pins	SPQ	Reel	Reel	Α0	В0	K0	P1	W	Pin1
	Туре	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
1P1G66QDBVRG4Q1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
1P1G66QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G66QDCKRQ1	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3

www.ti.com 3-Aug-2017




*All dimensions are nominal

7 III dilitionolorio dio monimal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
1P1G66QDBVRG4Q1	SOT-23	DBV	5	3000	202.0	201.0	28.0
1P1G66QDBVRQ1	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74LVC1G66QDCKRQ1	SC70	DCK	5	3000	203.0	203.0	35.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.