

UC1834 UC2834 UC3834

# High Efficiency Linear Regulator

### **FEATURES**


- Minimum VIN VOUT Less Than 0.5V At 5A Load With External Pass Device
- Equally Usable For Either Positive or Negative Regulator Design
- Adjustable Low Threshold Current Sense Amplifier
- Under And Over-Voltage Fault Alert With Programmable Delay
- Over-Voltage Fault Latch With 100mA Crowbar Drive Output

## **DESCRIPTION**

The UC1834 family of integrated circuits is optimized for the design of low input-output differential linear regulators. A high gain amplifier and 200mA sink or source drive outputs facilitate high output current designs which use an external pass device. With both positive and negative precision references, either polarity of regulator can be implemented. A current sense amplifier with a low, adjustable, threshold can be used to sense and limit currents in either the positive or negative supply lines.

In addition, this series of parts has a fault monitoring circuit which senses both under and over-voltage fault conditions. After a user defined delay for transient rejection, this circuitry provides a fault alert output for either fault condition. In the over-voltage case, a 100mA crowbar output is activated. An over-voltage latch will maintain the crowbar output and can be used to shutdown the driver outputs. System control to the device can be accommodated at a single input which will act as both a supply reset and remote shutdown terminal. These die are protected against excessive power dissipation by an internal thermal shutdown function.

## **BLOCK DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS** (Note 1)

Input Supply Voltage, V <sub>IN</sub> +
Driver Current
Driver Source to Sink Voltage
Crowbar Current
+1.5V Reference Output Current
Fault Alert Voltage 40V
Fault Alert Current 15mA
Error Amplifier Inputs
Current Sense Inputs
O.V. Latch Output Voltage0.5V to 40V
O.V. Latch Output Current


Power Dissipation at Ta = 25°C	1000mW
Power Dissipation at Tc = 25°C	2000mW
Operating Junction Temperature55°C t	o +150°C
Storage Temperature –65°C t	o +150°C
Lead Temperature (soldering, 10 seconds)	300°C

Note 1: Voltages are reference to VIN-, Pin 5.


Currents are positive into, negative out of the specified terminals.

Consult Packaging section of Databook for thermal limitations and considerations of package.

## **CONNECTION DIAGRAMS**



# PLCC-20, LCC-20 (TOP VIEW) Q, L Packages



FUNCTION	PIN
N/C	1
Vin+	2
–2.0V REF	3
+1.5V REF	4
Threshold Adjust	5
N/C	6
VIN-	7
Sense-	8
Sense+	9
N.Inv. Input	10
N/C	11
Inv. Input	12
Fault Alert	13
Fault Delay	14
Driver Sink	15
N/C	16
Driver Source	17
Compensation/ Shutdown	18
O.V. Latch Output/Reset	19
Crowbar Gate	20

**PACKAGE PIN FUNCTION** 

**ELECTRICAL CHARACTERISTICS:** Unless otherwise stated, these specifications apply for TA=-55°C to +125°C for the UC1834, -40°C to +85°C for the UC2834, and 0°C to +70°C for the UC3834. VIN+ = 15V, VIN- = 0V, TA = TJ.


PARAMETER	TEST CONDITIONS		UC1834 UC2834			UNITS		
		MIN	TYP	MAX	MIN	TYP	MAX	
Turn-on Characteristics								
Standby Supply Current			5.5	7		5.5	10	mA
+1.5 Volt Reference								_
Output Voltage	TJ = 25°C	1.485	1.5	1.515	1.47	1.5	1.53	V
	$T_J(MIN) \le T_J \le T_J(MAX)$	1.47		1.53	1.455		1.545	
Line Regulation	VIN+ = 5 to 35V		1	10		1	15	mV
Load Regulation	IOUT = 0 to 2mA		1	10		1	15	mV
-2.0 Volt Reference (Note 2)								
Output Voltage (Referenced	T <sub>J</sub> = 25°C	-2.04	-2	-1.96	-2.06	-2	-1.94	V
to Vin <sup>+</sup> )	$T_J(MIN) \le T_J \le T_J(MAX)$	-2.06		-1.94	-2.08		-1.92	
Line Regulation	Vin+ = 5 to 35V		1.5	15		1.5	20	mV
Output Impedance			2.3			2.3		kΩ
Error Amplifier Section				-			-	
Input Offset Voltage	Vcm = 1.5V		1	6		1	10	mV
Input Bias Current	Vcm = 1.5V		-1	-4		-1	-8	μA
Input Offset Current	Vcm = 1.5V		0.1	1		0.1	2	μА
· · · · · · · · · · · · · · · · · · ·	Output @ Pin 14, Pin 12 = VIN+	50	65		50	65		dB
Ciriaii Cigriai Operi 200p Cairi	Pin 13, 20Ω to VIN-	00	00		00	00		l ab
CMRR	$V_{CM} = 0.5 \text{ to } 33V, V_{IN} = 35V$	60	80		60	80		dB
PSRR	VIN+ = 5 to 35V, VCM = 1.5V	70	100		70	100		dB
Driver Section	,							
Maximum Output Current		200	350		200	350		mA
Saturation Voltage	IOUT = 100mA		0.5	1.2		0.5	1.5	V
Output Leakage Current	Pin 12 = 35V, Pin 13 = VIN-, Pin 14 = VIN-		0.1	50		0.1	50	μA
Shutdown Input Voltage	$IOUT \le 100\mu A$ , Pin 13 = VIN-, Pin 12 =	0.4	1		0.4	1		V
at Pin 14	VIN+							
Shutdown Input Current	Pin 14 = VIN-, Pin 12 = VIN+		-100	-150		-100	-150	μΑ
at Pin 14	IOUT ≤ 100μA, Pin 13 = VIN-							
Thermal Shutdown (Note 3)			165			165		°C
Fault Amplifier Section								
Under- and Over-Voltage Fault Threshold	Vcm = 1.5V, @ E/A Inputs	120	150	180	110	150	190	mV
Common Mode Sensitivity	$V_{IN+} = 35V$ , $V_{CM} = 1.5$ to $33V$		-0.4	-0.8		-0.4	-1.0	%/v
Supply Sensitivity	Vcm = 1.5V, Vin+ = 5 to 35V		-0.5	-1.0		-0.5	-1.2	%/V
Fault Delay		30	45	60	30	45	60	ms/μF
Fault Alert Output Current		2	5		2	5		mA
Fault Alert Saturation Voltage	IOUT = 1mA		0.2	0.5		0.2	0.5	V
O.V. Latch Output Current		2	4		2	4		mA
O.V. Latch Saturation Voltage	IOUT = 1mA		1.0	1.3		1.0	1.3	V
O.V. Latch Output Reset		0.3	0.4	0.6	0.3	0.4	0.6	V
Voltage								
Crowbar Gate Current		-100	-175		-100	-175		mA
Crowbar Gate Leakage Current	VIN+ = 35V, Pin 16 = VIN-		-0.5	-50		-0.5	-50	μА


Note 2: When using both the 1.5V and –2.0V references the current out of pin 3 should be balanced by an equivalent current into Pin 2. The –2.0V output will change –2.3mV per µA of imbalance.


Note 3: Thermal shutdown turns off the driver. If Pin 15 (O.V. Latch Output) is tied to Pin 14 (Compensation/Shutdown) the O.V. Latch will be reset.


**ELECTRICAL CHARACTERISTICS:** Unless otherwise stated, these specifications apply for Ta=-55°C to +125°C for the UC1834, -40°C to +85°C for the UC2834, and 0°C to +70°C for the UC3834. VIN+ = 15V, VIN- = 0V. TA = TJ

PARAMETER	TEST CONDITIONS		UC1834 UC2834			UNITS		
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>Current Sense Amplifier Section</b>	on							
Threshold Voltage	Pin 4 Open, VcM = VIN+ or VIN-	130	150	170	120	150	180	mV
	Pin 4 = 0.5V, V <sub>CM</sub> = V <sub>IN+</sub> or V <sub>IN-</sub>	40	50	60	30	50	70	
Threshold Supply Sensitivity	Pin 4 Open, Vcm = VIN-, VIN+ = 5 to 35V		-0.1	-0.3		-0.1	-0.5	%/V
Adj. Input Current	Pin 4 = 0.5V		-2	-10		-2	-10	μΑ
Sense Input Bias Current	Vcm = Vin+		100	200		100	200	μΑ
	Vcm = Vin-		-100	-200		-100	-200	










#### **APPLICATION INFORMATION**



Both the current sense and error amplifiers on the UC1834 are transconductance type amplifiers. As a result, their voltage gain is a direct function of the load impedance at their shared output pin, Pin 14. Their small signal voltage gain as a function of load and frequency is nominally given by;

$$AV E/A = \frac{ZL(f)}{700\Omega}$$
 and  $AV C. S./A = \frac{ZL(f)}{70\Omega}$ 

for:  $f \le 500kHz$  and  $|Z_L(f)| \le 1 M\Omega$ 


Where:

Av=Small Signal Voltage Gain to pin 14.


ZL(f) = Load Impedance at Pin 14.


The UC1834 fault delay circuitry prevents the fault outputs from responding to transient fault conditions. The delay reset latch insures that the full, user defined, delay passes before an over-voltage fault response occurs. This prevents unnecessary crowbar, or latched-off conditions, from occurring following sharp under-voltage to over-voltage transients.

The crowbar output on the UC1834 is activated following a sustained over-voltage condition. The crowbar output remains high as long as the fault condition persists, or, as long as the over-voltage latch is set. The latch is set with an over-voltage fault if the voltage at Pin 15 is above the latch reset threshold, typically 0.4V. When the latch is set, its Q— output will pull Pin 15 low through a series diode. As long as a nominal pull-up load exists, the series diode prevents Q— from pulling Pin 15 below the reset threshold. However, Pin 15 is pulled low enough to disable the driver outputs if Pins 15 and 14 are tied together. With Pin 15 and 14 common, the regulator will latch off in response to an over-voltage fault. If the fault condition is cleared and Pins 14 and 15 are momentarily pulled below the latch reset threshold, the driver outputs are re-enabled.



## TYPICAL APPLICATIONS





UNITRODE CORPORATION
7 CONTINENTAL BLVD. • MERRIMACK, NH 03054
TEL. (603) 424-2410 • FAX (603) 424-3460





12-Sep-2017

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
5962-87742012A	ACTIVE	LCCC	FK	20	1	(2) TBD	(6) POST-PLATE	N / A for Pkg Type	-55 to 125	(4/5) 5962- 87742012A UC1834L/ 883B	Samples
5962-8774201EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8774201EA UC1834J/883B	Samples
5962-8774201V2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 8774201V2A UC1834L QMLV	Samples
5962-8774201VEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8774201VE A UC1834JQMLV	Samples
UC1834J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	UC1834J	Samples
UC1834J883B	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8774201EA UC1834J/883B	Samples
UC1834L	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	UC1834L	Samples
UC1834L883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87742012A UC1834L/ 883B	Samples
UC2834DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2834DW	Samples
UC2834DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2834DW	Samples
UC2834DWTR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2834DW	Samples
UC2834DWTRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2834DW	Samples
UC2834J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-40 to 85	UC2834J	Samples
UC2834Q	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	UC2834Q	Samples



# PACKAGE OPTION ADDENDUM

12-Sep-2017

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UC2834QG3	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	UC2834Q	Samples
UC3834DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3834DW	Samples
UC3834DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3834DW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





12-Sep-2017

#### OTHER QUALIFIED VERSIONS OF UC1834, UC1834-SP, UC2834, UC2834M, UC3834:

• Catalog: UC3834, UC1834, UC2834

• Military: UC2834M, UC1834

• Space: UC1834-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# PACKAGE MATERIALS INFORMATION

www.ti.com 8-May-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2834DWTR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 8-May-2013



#### \*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	UC2834DWTR	SOIC	DW	16	2000	367.0	367.0	38.0	

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.