

VOLTAGE-LEVEL SHIFTER FOR IC-USB INTERFACE

FEATURES

- V_{CCA}, V_{CCB} Supply Voltage: 1.1 V to 3.6 V
- When V_{CCB} = 0 V, A-Port is Disabled and B-Port is Held at GND Through 120-k Ω Pulldown
- Crossover Skew of <1 ns
- Meets All Requirements of the IC-USB Standard
- Small Package: 0.4 mm pitch WCSP (1.2 mm × 1.6 mm)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Performance
 - A-Port (Host Side)
 - 2000-V Human-Body Model
 - 1000-V Charged-Device Model
 - B-Port (Peripheral Side)
 - 8000-V Contact Discharge
 - 15000-V Air-Gap Discharge

YFP PACKAGE (TOP VIEW) 1 2 3 A OOO B OOO D OOO

	1	2	3
Α	PD_EN	V_{CCA}	V_{CCB}
В	D+(A)	V_{CCA}	D+(B)
С	D-(A)	GND	D-(B)
D	DIR	GND	DIR_POL

DESCRIPTION/ORDERING INFORMATION

The SN74AVC2T872 is a 2-bit voltage level translator optimized for use in interchip USB (IC-USB) applications. V_{CCA} and V_{CCB} can each operate over the full range of 1.1 V to 3.6 V. The device has been designed to maintain crossover skew to be less than 1 ns. Each B-port has an integrated 120-k Ω pulldown resistor that can be enabled and disabled using the PD_EN control signal. If $V_{CCB} = 0$ V, the A-port I/Os are disabled (Hi-Z) and the B-port I/Os are held to GND through the 120-k Ω resistors. If $V_{CCA} = 0$ V, the A-port and B-port I/Os are disabled (Hi-Z).

ORDERING INFORMATION

T _A	PACKA	GE ⁽¹⁾⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING (3)
-40°C to 85°C	WCSP - YFP	Reel of 3000	SN74AVC2T872YFPR	TU_

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


⁽³⁾ YFP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



TYPICAL APPLICATION BLOCK DIAGRAM



LOGIC DIAGRAM



TERMINAL FUNCTIONS

BALL NO.	NAME	FUNCTION
A1	PD_EN	Input to enable pulldown resistors on B-side. PD_EN = Low will disconnect the pulldown resistors. PD_EN = High will connect the pulldown resistors.
A2, B2	V _{CCA}	A-side supply voltage (1.1 V to 3.6 V)
A3	V _{CCB}	B-side supply voltage (1.1 V to 3.6 V)
B1	D+(A)	USB data signal connected to host.
В3	D+(B)	USB data signal connected to peripheral with internal 120 kΩ resistor to GND that can be disconnected by PD_EN.
C1	D-(A)	USB data signal connected to host.
C2, D2	GND	Ground
C3	D-(B)	USB data signal connected to peripheral with internal 120 kΩ resistor to GND that can be disconnected by PD_EN.
D1	DIR	Direction control input. If DIR_POL = Low, then DIR = Low allows A to B data flow. If DIR_POL = High, then DIR = High allows A to B data flow.
D3	DIR_POL	Direction polarity chooser. If DIR_POL = Low, then DIR = Low allows A to B data flow. If DIR_POL = High, then DIR = High allows A to B data flow.

FUNCTION TABLE

INP	UTS	A-SIDE	B-SIDE	FUNCTION
DIR_POL	DIR	A-SIDE	P-9IDE	FUNCTION
L	L	Input	Output	A-to-B Data Flow
L	Н	Output	Input	B-to-A Data Flow
Н	L	Output	Input	B-to-A Data Flow
Н	Н	Input	Output	A-to-B Data Flow

B-SIDE PULLDOWN RESISTOR BEHAVIOR

V	V	DD EN	PULLDOWN RESISTOR
V _{CCA}	V _{CCB}	PD_EN	B-SIDE
0 V	Х	X	None
1.1 to 3.6 V	0 V	X	120 kΩ to GND
1.1 to 3.6 V	1.1 to 3.6 V	L	None
1.1 to 3.6 V	1.1 to 3.6 V	Н	120 kΩ to GND



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CCA}	Supply voltage range		-0.5	4.6	V
		I/O ports (A-Port)	-0.5	4.6	
V_{I}	Input voltage range (2)	I/O ports (B-Port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
V	Voltage range applied to any output in the high-impedance or power-off state (2)	A-Port	-0.5	4.6	V
Vo	power-off state (2)	B-Port	-0.5	4.6	V
V	Voltage range applied to any output in the high or low state (2)	A-Port	-0.5	V _{CCA} + 0.5	V
Vo	voltage range applied to any output in the high or low state	B-Port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		- 50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CCA} , V _{CCB} , or GND			±100	mA
θ_{JA}	Package thermal impedance (3)	YFP package		137.5	°C/W
T _{stg}	Storage temperature range	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating" conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

The package thermal impedance is calculated in accordance with JESD 51-7.



RECOMMENDED OPERATING CONDITIONS(1)(2)(3)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V_{CCA}	Supply voltage				1.1	3.6	V
V _{CCB}	Supply voltage				1.1	3.6	V
			1.1 V to 1.95 V		$V_{CCI} \times 0.65$		
V_{IH}	High-level input voltage	Data inputs (4)	1.95 V to 2.7 V		1.65		V
	input voltage		2.7 V to 3.6 V		2		
			1.1 V to 1.95 V			$V_{CCI} \times 0.35$	
V_{IL}	Low-level input voltage	Data inputs ⁽⁴⁾	1.95 V to 2.7 V			0.7	V
	input voltage		2.7 V to 3.6 V			0.8	
			1.1 V to 1.95 V		V _{CCA} × 0.65		
V_{IH}	High-level input voltage	DIR, DIR_POL, PD_EN (referenced to V _{CCA}) ⁽⁵⁾	1.95 V to 2.7 V		V _{CCA} × 0.65		V
	input voltage	(referenced to VCCA)	2.7 V to 3.6 V		$V_{CCA} \times 0.65$		
			1.1 V to 1.95 V			$V_{CCA} \times 0.35$	
V_{IL}	Low-level input voltage	DIR, DIR_POL, PD_EN (referenced to V _{CCA}) ⁽⁵⁾	1.95 V to 2.7 V			$V_{CCA} \times 0.35$	V
	input voltage	(referenced to VCCA)	2.7 V to 3.6 V			$V_{CCA} \times 0.35$	
VI	Input voltage				0	3.6	V
W	Output valtage	Active state			0	V _{cco}	V
Vo	Output voltage	3-state			0	3.6	V
				1.1 to 1.3 V		-2	
				1.4 V to 1.6 V		-6	
I_{OH}	High-level output of	current		1.65 V to 1.95 V		-8	mA
				2.3 V to 2.7 V		-9	
				3 V to 3.6 V		-12	
				1.1 V to 1.3 V		2	
				1.4 V to 1.6 V		6	
I_{OL}	Low-level output co	urrent		1.65 V to 1.95 V		8	mA
	Low-level output current			2.3 V to 2.7 V		9	
				3 V to 3.6 V		12	
Δt/Δν	Input transition rise	e or fall rate				5	ns/V
T _A	Operating free-air	temperature			-40	85	°C

 V_{CCI} is the V_{CC} associated with the input port. V_{CCO} is the V_{CC} associated with the output port. All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. All unused control inputs of the device must be held at V_{CCA} or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

 ⁽⁴⁾ For data input values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V.
 (5) For control input values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V.

SCES710-NOVEMBER 2008

www.ti.com



ELECTRICAL CHARACTERISTICS (1)(2)

over recommended operating free-air temperature range (unless otherwise noted)

D.4.D.	A METER	TEST SOND	ITIONO		.,	T,	_A = 25°0	3	-40°C to 8	5°C	UNIT
PAR	AMETER	TEST COND	IIIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNII
		$I_{OH} = -100 \mu A$		1.1 V to 3.6 V	1.1 V to 3.6 V				V _{CCO} - 0.2		
		$I_{OH} = -2 \text{ mA}$		1.1 V	1.1 V				0.9		
.,		I _{OH} = -6 mA	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1.4 V	1.4 V				1		V
V_{OH}		I _{OH} = -8 mA	$V_I = V_{IH}$	1.65 V	1.65 V				1.2		V
		$I_{OH} = -9 \text{ mA}$		2.3 V	2.3 V				1.75		
		I _{OH} = -12 mA		3 V	3 V				2.3		
		I _{OL} = 100 μA		1.1 V to 3.6 V	1.1 V to 3.6 V					0.2	
		I _{OL} = 3 mA		1.1 V	1.1 V					0.3	
11/		I _{OL} = 6 mA	\	1.4 V	1.4 V					0.35	V
V_{OL}		I _{OL} = 8 mA	$V_I = V_{IL}$	1.65 V	1.65 V					0.45	v
		I _{OL} = 9 mA		2.3 V	2.3 V					0.55	
		I _{OL} = 12 mA		3 V	3 V					0.7	
I	Control inputs	$V_I = V_{CCA}$ or GND		1.1 V to 3.6 V	1.1 V to 3.6 V	=	<u>+</u> 0.025	±0.25		±1	μΑ
I _{off}	A port	V_I or $V_O = 0$ to 3.6	V	0 V	0 V to 3.6 V		±0.02	±2.5		±5	μΑ
	A port	DIR_POL = Low,	DIR = Low	3.6 V	3.6 V		±0.01	±2.5		±5	
l _{OZ}	B port	$PD_EN = Low,$ $V_I = V_{CCI}$ to GND,	DIR = High	3.6 V	3.6 V		±0.14	±5		±15	μΑ
				1.1 V to 3.6 V	1.1 V to 3.6 V		0.02			10	
I_{CCA}		$V_I = V_{CCI}$ or GND,	$I_O = 0$	0 V	0 V to 3.6 V					-2	μΑ
				0 V to 3.6 V	0 V		0.01			10	
				1.1 V to 3.6 V	1.1 V to 3.6 V		0.13			30	
I_{CCB}		$V_I = V_{CCI}$ or GND,	$I_O = 0$	0 V	0 V to 3.6 V		0.07			15	μΑ
				0 V to 3.6 V	0 V					-2	<u> </u>
I _{CCA} +	· I _{CCB}	$V_I = V_{CCI}$ or GND,	I _O = 0	1.1 V to 3.6 V	1.1 V to 3.6 V		0.15			40	μΑ
C _i	Control inputs	V _I = 3.3 V or GND		3.6 V	3.6 V		1.5			2	pF
C	A port	\/ - 2.2 \/ or CND		3.6 V	3.6 V		5.5			7	nE.
C_{io}	B port	$V_0 = 3.3 \text{ V or GND}$	1	3.0 V	3.0 V		27			32.5	pF
R _{pd(+)}	,	DIR_POL = Low, DIR = High, PD_EN = High		3.6 V	3.6 V		118		80	150	kΩ

 $[\]begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ \end{array}$

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 1.2 \text{ V} \pm 0.1 \text{ V}$, PD_EN = 0 V (unless otherwise noted)

P	ARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V ± 0.1 V	V _{CCB} = 1.5 V ± 0.1 V	V _{CCB} = 1.8 V ± 0.15 V	V _{CCB} = 2.5 V ± 0.2 V	V _{CCB} = 3.3 V ± 0.3 V	UNIT
		(INPOT)	(001701)	MIN MAX	MIN MAX	MIN MAX	MIN MAX	MIN MAX	
t_{PLH}		D+(A) to I	D+(B) or	22	16	14	12	11	no
t_{PHL}	Propagation	D–(A) to	D-(A) to D-(B)		16	14	12	11	ns
t _{PLH}	delay	D+(B) to I	D+(A) or	19	17	17	16	15	ns
t_{PHL}		D–(B) to	D-(A)	19	17	17	16	15	115
t _r	Output rise time			14	14	14	14	14	ns
t _f	Output fall time			14	14	14	14	14	ns
t_{PHZ}		DIR or DIR POL	D+(A) or D–(A)	24	24	24	24	24	ns
t_{PLZ}	Disable time	DIK 01 DIK_FOL	D+(A) 01 D-(A)	24	24	24	24	24	115
t_{PHZ}	Disable time	DIR or DIR_POL	D+(B) or D-(B)	28	22	19	15	14	ns
t_{PLZ}		DIK 01 DIK_FOL	D+(B) 01 D-(B)	28	22	19	15	14	115
t_{PZH}		DIR or DIR POL	D+(A) or D–(A)	47	39	36	31	29	ns
t_{PZL}	Enable time ⁽¹⁾	DIK 01 DIK_FOL	D+(A) 01 D-(A)	47	39	36	31	29	115
t _{PZH}	Enable time \	DIR or DIR_POL	D+(B) or D-(B)	46	40	38	36	35	no
t _{PZL}		DIK OI DIK_POL	D+(D) 01 D-(B)	46	40	38	36	35	ns
F _{max}	Max data rate			12	12	12	12	12	Mbps

⁽¹⁾ The enable time is a calculated value derived using the formula shown in the enable times section.

SCES710-NOVEMBER 2008 www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$, PD_EN = 0 V (unless otherwise noted)

P	ARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = ± 0.1		V _{CCB} = ± 0.7		V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		UNIT
		(INPUT)	(001P01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}		D+(A) to I	D+(B) or		18	0.7	13.3	0.5	11.3	0.4	8.9	0.3	7.7	ns
t _{PH}	Propagation	D–(A) to	D-(B)		18	0.7	11.8	0.5	10.2	0.4	8.2	0.3	7.5	115
t _{PLH}	delay	D+(B) to I	D+(A) or		13	0.8	11.2	0.7	10.5	0.6	9.7	0.5	9.3	ns
t _{PHL}		D–(B) to	D-(A)		13	8.0	10.9	0.7	10.2	0.6	9.4	0.5	9.1	115
t _r	Output rise time				14		10		10		10		10	ns
t _f	Output fall time				14		10		10		10		10	ns
t _{PHZ}		DIR or DIR POL	D+(A) or D–(A)		17	1.3	14.2	1.3	13.4	1	11.8	1	11.1	ns
t _{PLZ}	Disable time	DIK OF DIK_FOL	D+(A) 01 D-(A)		17	1.3	14.2	1.3	14.3	1	14.4	1	14.4	115
t _{PHZ}	Disable time	DIR or DIR POL	D+(B) or D-(B)		22	1.1	14.5	1.4	13.3	1.2	10.6	1.7	10.1	ns
t _{PLZ}		DIK OF DIK_FOL	D+(B) 01 D-(B)		22	1.1	16.8	1.4	13.5	1.2	9.8	1.7	9.3	115
t _{PZH}		DIR or DIR POL	D+(A) or D–(A)		35		28		24		19.5		18.5	ns
t _{PZL}	Enable time ⁽¹⁾	DIK OF DIK_FOL	D+(A) 01 D-(A)		35		25.3		23.5		20		19.2	115
t _{PZH}	Enable time \	DIR or DIR_POL	D+(B) or D-(B)		35		27.5		25.5		23.2		22.1	ns
t _{PZL}		DIR OF DIR_FOL	D+(B) 01 D-(B)		35		26.1		23.6		20		18.6	115
F_{max}	Max data rate	·		12		12		12		12		12		Mbps

⁽¹⁾ The enable time is a calculated value derived using the formula shown in the enable times section.



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$, $PD_EN = 0 \text{ V}$ (unless otherwise noted)

PA	ARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = ± 0.1		V _{CCB} = ± 0.7		V _{CCB} = ± 0.15		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		UNIT
		(INPOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}		D+(A) to	D+(B) or		17	0.7	12.6	0.4	10.5	0.2	8.1	0.2	6.9	ns
t _{PHL}	Propagation	D-(A) t	D-(A) to D-(B)		17	0.7	11.2	0.4	9.5	0.2	7.4	0.2	6.7	115
t _{PLH}	delay	D+(B) to	D+(A) or		11	0.5	9.5	0.4	8.8	0.5	7.9	0.4	7.5	
t _{PHL}		D-(B) t	o D–(A)		11	0.5	9.3	0.4	8.7	0.5	7.9	0.4	7.6	ns
t _r	Output rise time				14		10		10		10		10	ns
t _f	Output fall time				14		10		10		10		10	ns
t _{PHZ}		DIR or	D+(A) or D–(A)		13	1.1	11.4	1	10.8	0.5	9.8	0.5	9	ns
t _{PLZ}	Disable time	DIR_POL	D+(A) 01 D-(A)		13	1.1	10.7	1	10.8	0.5	10.8	0.5	10.9	115
t _{PHZ}	Disable time	DIR or	D+(B) or D-(B)		21	1.1	10.7	1.3	10.6	0.8	9	0.5	9	ns
t _{PLZ}		DIR_POL	D+(B) 01 D-(B)		21	1.1	15.7	1.3	12.5	0.8	8.8	0.5	8.3	115
t _{PZH}		DIR or	D+(A) or D–(A)		32		25.2		21.3		16.7		15.8	ns
t _{PZL}	Enable Time ⁽¹⁾	DIR_POL	D+(A) 01 D-(A)		32		20.1		19.2		16.9		16.6	115
t _{PZH}	Eliable Time	DIR or	D+(B) or D-(B)		30		23.3		21.3		18.9		17.7	ns
t _{PZL}		DIR_POL	D+(D) 01 D-(B)		30		22.7		20.3		17.2		15.8	IIS
F _{max}	Max data rate			12		12		12		12		12		Mbps

⁽¹⁾ The enable time is a calculated value derived using the formula shown in the enable times section.

NSTRUMENTS

SCES710-NOVEMBER 2008 www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$, PD_EN = 0 V (unless otherwise noted)

P	ARAMETER	FROM	TO (OUTPUT)	V _{CCB} = ± 0.1		V _{CCB} = ± 0.		V _{CCB} = ± 0.1		V _{CCB} = ± 0.		V _{CCB} = 3 ± 0.3		UNIT
		(INPUT)	(001P01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}		D+(A) to	D+(B) or		16	0.5	11.7	0.2	9.7	0.2	7.2	0.2	6	ns
t _{PHL}	Propagation	D-(A) t	o D–(B)		16	0.5	10.5	0.2	8.7	0.2	7.2	0.2	5.8	115
t _{PLH}	delay	D+(B) to	D+(A) or		9	0.4	7.5	0.5	6.8	0.4	5.9	0.3	5.6	ns
t _{PHL}		D-(B) t	o D–(A)		9	0.4	7.5	0.5	6.8	0.4	6	0.3	5.6	115
t _r	Output rise time				14		10		10		10		10	ns
t_{f}	Output fall time				14		10		10		10		10	ns
t _{PHZ}		DIR or	D+(A) or D–(A)		11	0.7	7.8	0.7	7.5	0.7	6.9	0.5	6.4	ns
t _{PLZ}	Disable time	DIR_POL	D+(A) 01 D-(A)		11	0.7	6.8	0.7	6.8	0.7	6.8	0.5	6.8	115
t _{PHZ}	Disable time	DIR or	D+(B) or D–(B)		19	0.6	8.4	0.5	7.4	0.5	6.3	1	7.2	ns
t_{PLZ}		DIR_POL	D+(B) 01 D-(B)		19	0.6	14.4	0.5	11	0.5	7.4	1	6.9	115
t _{PZH}		DIR or	D+(A) or D–(A)		29		21.9		17.8		13.3		12.5	ns
t _{PZL}	Enable time ⁽¹⁾	DIR_POL	D+(A) 01 D-(A)		29		15.9		14.2		12.2		12.8	115
t _{PZH}	Lilable tille	DIR or	D+(B) or D-(B)		27		18.5		16.4		14		12.8	ns
t _{PZL}		DIR_POL	D+(B) 01 D-(B)		27		18.2		16.2		14.1		12.2	113
F_{max}	Max data rate			12		12		12		12		12		Mbps

⁽¹⁾ The enable time is a calculated value derived using the formula shown in the enable times section.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$, PD_EN = 0 V (unless otherwise noted)

PA	RAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = ± 0.		V _{CCB} = ' ± 0.1		V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		UNIT	
		(INPUT)	(001P01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{PLH}		D+(A) to	D+(B)		15	0.6	11.3	0.4	9.2	0.3	6.8	0.3	5.6	ns	
t_{PHL}	Propagation	or D–(A) t	or D-(A) to D-(B)		15	0.6	10.2	0.4	8.4	0.3	6.2	0.3	5.5	115	
t _{PLH}	delay	D+(B) to	D+(A)		9	0.3	6.6	0.2	5.8	0.2	4.9	0.2	4.5	ns	
t_{PHL}		or D–(B) t	to D-(A)		9	0.3	7	0.2	6.2	0.2	5.3	0.2	4.9	115	
t _r	Output rise time				14		10		10		10		10	ns	
t _f	Output fall time				14		10		10		10		10	ns	
t _{PHZ}		DIR or DIR POL	D+(A) or D-(A)		9	1	6.6	1	6.5	1	6.1	1	5.8	ns	
t_{PLZ}	Disable time	DIK OF DIK_FOL	D+(A) 01 D-(A)	D1(// 0/ D (//)		9	1	5.7	1	5.7	1	5.7	1	5.7	115
t_{PHZ}	Disable time	DIR or DIR POL	D+(B) or D-(B)		19	0.5	7.4	0.3	6.5	0.3	5.2	0.3	5.3	ns	
t_{PLZ}		DIK OF DIK_FOL	D+(B) 01 D-(B)		19	0.5	13.8	0.3	10.6	0.3	7	0.3	6.4	115	
t_{PZH}		DIR or DIR POL	D (A) D (A)		28		20.4		16.4		11.9		10.9		
t _{PZL}	Enable time ⁽¹⁾	DIK 01 DIK_POL	D+(A) or D–(A)		28		14.4		12.7		10.4		10.2	ns	
t _{PZH}	Lilable lille	DIR or DIR POL	D+(B) or D-(B)		24		17		14.9		12.5		11.3	ns	
t _{PZL}		DIK OI DIK_POL			24		16.7		14.9		12.3		11.3		
F_{max}	Max data rate	·	·	12		12		12		12		12		Mbps	

⁽¹⁾ The enable time is a calculated value derived using the formula shown in the enable times section.

SCES710-NOVEMBER 2008 www.ti.com

IC-USB INTERFACE CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$, $PD_EN = 0 \text{ V}$ (unless otherwise noted)

	PARAMETER	FROM	TO (OUTPUT)		V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 3 V ± 0.3 V		
		(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX		
	Output areas aver alress	D+(A) to D-(A)	Onnacita Transitions		1		1		
t _{sko}	Output crossover skew	D+(B) to D-(B)	Opposite Transitions	1			1	ns	
t _{jitter_c}	Consecutive transitions jitter				2		2	ns	
t _{jitter_p}	Paired transitions jitter				1		1		
F _{max}	Max data rate			12		12		Mbps	

OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$


PAR	AMETER	TEST CONDITIONS	V _{CCA} = V _{CCB} = 1.2 V	V _{CCA} = V _{CCB} = 1.5 V	V _{CCA} = V _{CCB} = 1.8 V	V _{CCA} = V _{CCB} = 2.5 V	V _{CCA} = V _{CCB} = 3.3 V	UNIT	
		CONDITIONS	TYP	TYP	TYP	TYP	TYP		
C _{pdA} ⁽¹⁾	A-port input, B-port output	$C_L = 0,$ f = 10 MHz,	1	1	1	1	2	pF	
O _{pd} A ` /	B-port input, A-port output	$t_r = t_f = 1 \text{ ns}$	14	14	14	16	20	pr	
C _{pdB} ⁽¹⁾	A-port input, B-port output	$C_L = 0,$ f = 10 MHz,	28	27	27	27	27	pF	
OpdB `	B-port input, A-port output	$t_r = t_f = 1 \text{ ns}$	1	1	1	1	2	рг	

⁽¹⁾ Power dissipation capacitance per transceiver

Product Folder Link(s): SN74AVC2T872





PARAMETER MEASURMENT INFORMATION




TEST	S 1
t _{pd}	Open
t _{PLZ} /t _{PZL}	2 x V _{CCO}
t _{PHZ} /t _{PZH}	GND


V _{cco}	CL	R _L	V _{TP}
1.2 V	18 pF	2 k Ω	0.1 V
1.5 V \pm 0.1 V	18 pF	2 k Ω	0.1 V
1.8 V \pm 0.15 V	18 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	18 pF	2 k Ω	0.15 V
3.3 V \pm 0.3 V	18 pF	2 k Ω	0.3 V







ENABLE AND DISABLE TIMES



OUTPUT RISE AND FALL TIMES

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50$ W, $dv/dt \geq 1$ V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}. For the SN74AVC2T872, these delays are calculated per the Enable Times forumulas shown in Table 1.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASURMENT INFORMATION (continued)




Figure 2. Output Crossover Skew




Figure 3. Output Jitter

APPLICATION INFORMATION

Enable Times

Calculate the enable times for the SN74AVC2T872 using the following formulas shown in Table 1.

Table 1. Enable Times

t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A)	
t_{PZL} (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A)	
t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)	
t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B)	

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVC2T872 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.



PACKAGE OPTION ADDENDUM

23-Feb-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN74AVC2T872YFPR	ACTIVE	DSBGA	YFP	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(TU2 ~ TUN)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






23-Feb-2016

PACKAGE MATERIALS INFORMATION

www.ti.com 1-May-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC2T872YFPR	DSBGA	YFP	12	3000	178.0	9.2	1.28	1.68	0.62	4.0	8.0	Q1

www.ti.com 1-May-2015




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC2T872YFPR	DSBGA	YFP	12	3000	220.0	220.0	35.0

YFP (R-XBGA-N12)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.