

**Description**

The SX50N02DF uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 2.5V. This device is suitable for use as a Battery protection or in other Switching application.

**General Features**

$V_{DS} = 20V$   $I_D = 53A$



$R_{DS(ON)} < 8.5m\Omega$  @  $V_{GS}=4.5V$

**Application**

3.3V MCU Drive

Load switch

Uninterruptible power supply

**PDFN3\*3-8L****Absolute Maximum Ratings ( $T_c=25^\circ C$  unless otherwise noted)**

Symbol	Parameter	Max.	Units
$VDSS$	Drain-Source Voltage	20	V
$VGSS$	Gate-Source Voltage	$\pm 12$	V
$ID@TA=25^\circ C$	Continuous Drain Current, $VGS @ 4.5V$	50	A
$ID@TA=70^\circ C$	Continuous Drain Current, $VGS @ 4.5V$	30	A
$IDM$	Pulsed Drain Current <sup>note1</sup>	120	A
$EAS$	Single Pulsed Avalanche Energy <sup>note2</sup>	147.6	mJ
$PD@TA=25^\circ C$	Power Dissipation	37	W
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +175	°C
$R_{\theta JA}$	Thermal Resistance Junction-Ambient <sup>1</sup>	62	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case	4	°C/W

**Electrical Characteristics ( $T_J=25^\circ\text{C}$ , unless otherwise noted)**

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
V(BR)DSS	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$ , $I_D=250\mu\text{A}$	20	24	-	V
IDSS	Zero Gate Voltage Drain Current	$V_{DS}=20\text{V}$ , $V_{GS}=0\text{V}$ ,	-	-	1.0	$\mu\text{A}$
IGSS	Gate to Body Leakage Current	$V_{DS}=0\text{V}$ , $V_{GS}=\pm 12\text{V}$	-	-	$\pm 100$	nA
VGS(th)	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=250\mu\text{A}$	0.4	0.7	1.1	V
RDS(on)	Static Drain-Source on-Resistance note3	$V_{GS}=4.5\text{V}$ , $I_D=25\text{A}$	-	6.2	8.5	$\text{m}\Omega$
		$V_{GS}=2.5\text{V}$ , $I_D=10\text{A}$	-	8.8	13	
$C_{iss}$	Input Capacitance	$V_{DS}=10\text{V}$ , $V_{GS}=0\text{V}$ , $f=1.0\text{MHz}$	-	1458	-	pF
$C_{oss}$	Output Capacitance		-	238	-	pF
$C_{rss}$	Reverse Transfer Capacitance		-	212	-	pF
$Q_g$	Total Gate Charge	$V_{DS}=10\text{V}$ , $I_D=25\text{A}$ , $V_{GS}=4.5\text{V}$	-	19	-	nC
$Q_{gs}$	Gate-Source Charge		-	3	-	nC
$Q_{gd}$	Gate-Drain("Miller") Charge		-	6.4	-	nC
td(on)	Turn-on Delay Time	$V_{DS}=10\text{V}$ , $I_D=10\text{A}$ , $R_{GEN}=3\Omega$ , $V_{GS}=4.5\text{V}$	-	10	-	ns
$t_r$	Turn-on Rise Time		-	21	-	ns
td(off)	Turn-off Delay Time		-	39	-	ns
$t_f$	Turn-off Fall Time		-	19	-	ns
IS	Maximum Continuous Drain to Source Diode Forward Current	-	-	50	A	
ISM	Maximum Pulsed Drain to Source Diode Forward Current	-	-	200	A	
VSD	Drain to Source Diode Forward Voltage	$V_{GS}=0\text{V}$ , $I_S=30\text{A}$	-	-	1.2	V
trr	Body Diode Reverse Recovery Time	IF=20A, $dI/dt=100\text{A}/\mu\text{s}$	-	25	-	ns
Qrr	Body Diode Reverse Recovery Charge		-	20	-	nC

**Note :**

- 1、The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2、The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$
- 3、The test condition is  $T_J=25^\circ\text{C}$ ,  $V_{DD}=10\text{V}$ ,  $V_G=4.5\text{V}$ ,  $L=0.5\text{mH}$ ,  $R_G=25\Omega$ ,  $I_{AS}=12\text{A}$
- 4、The power dissipation is limited by  $150^\circ\text{C}$  junction temperature
- 5、The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.

### Typical Characteristics




Figure 1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics




Figure 6: Capacitance Characteristics

## Typical Characteristics




Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area vs. Case Temperature




Figure 10: Maximum Continuous Drain Current





Figure 11: Maximum Effective Transient Thermal Impedance, Junction-to-Case

## Package Mechanical Data-PDFN3X3-8L



Symbol	Dim in mm		
	Min	Typ	Max
A	0.6	0.75	0.9
b	0.2	0.3	0.4
C	0.15	0.2	0.25
D	3	3.1	3.2
D1	2.3	2.45	2.6
E	3.15	3.3	3.45
E1	1.43	1.73	1.93
E2	2.9	3.05	3.2
e	0.65BSC		
H	0.2	0.35	0.5
K	0.57	0.77	0.87
L	0.3	0.4	0.5
L1/L2	0.1REF		
θ	8°	10°	13°
N	0		0.15

### Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
TAPING	PDFN3*3-8L		5000