- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

The SN74CBT16211 provides 24 bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 12-bit or 24-bit bus switch. When $1\overline{OE}$ is low, 1A is connected to 1B. When $2\overline{OE}$ is low, 2A is connected to 2B.

The SN74CBT16211 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

INP	UTS	INPUTS/OUTPUTS			
1OE	2OE	1A, 1B 2A, 2E			
L	L	1A = 1B	2A = 2B		
L	Н	1A = 1B	Z		
Н	L	Z	2A = 2B		
н	Н	Z	Z		

DGG, DGV, OR DL PACKAGE (TOP VIEW)

		_
NC	را₁ ∫	56 10E
1A1	[]2	55 2OE
1A2	Дз	54 🛮 1B1
1A3	[] 4	53 🛮 1B2
1 A 4	[]5	52 1B3
1A5	[]6	51 🛮 1B4
1A6	[] 7	50 🛮 1B5
GND	[]8	49 GND
1 A 7		48 🛮 1B6
1A8	[] 10	47 🛮 1B7
1A9	[] 11	46 🛮 1B8
1A10	[] 12	45 🛮 1B9
1A11	[] 13	44] 1B10
1A12	[] 14	43 🛮 1B11
2A1	[] 15	42] 1B12
2A2	[] 16	41 🛮 2B1
V_{CC}	[] 17	40 🛮 2B2
2A3	[] 18	39 🛮 2B3
GND	[] 19	38 GND
2A4	[] 20	37 3 2B4
2A5	[] 21	36 🛮 2B5
2A6	[] 22	35] 2B6
2A7	[] 23	34 🛮 2B7
2A8	[] 24	33] 2B8
2A9	[] 25	32 🛮 2B9
2A10	26	31 2B10
2A11	[] 27	30 3 2B11
2A12	28	29 2B12


NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Continuous channel current		128 mA
Input clamp current, I _{IK} (V _I < 0)		–50 mA
Package thermal impedance, θ _{JA} (see Note 2):	: DGG package	81°C/W
	DGV package	86°C/W
	DL package	74°C/W
Storage temperature range, T _{stq}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
V _{IH}	High-level control input voltage	2		V
V _{IL}	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER		TEST CONDIT	TIONS	MIN	TYPT	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = −18 mA				-1.2	V	
Ц		V _{CC} = 0 V,	V _I = 5.5 V				10	μА	
		$V_{CC} = 5.5 \text{ V},$	$V_I = 5.5 \text{ V or GND}$				±1		
Icc		$V_{CC} = 5.5 V$,	I _O = 0,	V _I = V _{CC} or GND			3	μΑ	
∆lcc [‡]	Control pins	$V_{CC} = 5.5 V$,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA	
Ci	Control pins	V _I = 3 V or 0				4.5		pF	
C _{io(OFF}	F)	$V_O = 3 \text{ V or } 0,$	OE = V _{CC}			5.5		pF	
		V _{CC} = 4 V,	$V_{ } = 2.4 V$,	I _I = 15 mA		14	20		
s.			V. 0	I _I = 64 mA		5	7	Ω	
r _{on} §		V _{CC} = 4.5 V	V _I = 0	I _I = 30 mA		5	7	32	
			V _I = 2.4 V,	I _I = 15 mA		8	12		

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V ± 0.5 V		V _{CC} = 4 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd} ¶	A or B	B or A		0.25		0.25	ns
t _{en}	ŌE	A or B	3.9	9.3		10.1	ns
t _{dis}	ŌĒ	A or B	3.3	8.5		7.1	ns

[¶] This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).



[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND. § Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \,\Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

