

P-channel Enhancement Mode Power MOSFET

Features


- $V_{DS} = -200V$, $I_D = -1A$
- $R_{DS(ON)} < 0.10\Omega$ @ $V_{GS} = -10V$
- $R_{DS(ON)} < 0.12\Omega$ @ $V_{GS} = -4.5V$

General Features

- Advanced Trench Technology
- Provide Excellent RDS(ON) and Low Gate Charge
- Lead Free and Green Available

100% UIS TESTED!


100% ΔV_{ds} TESTED!



TO-252-2L Top View



Pin Assignment



Schematic Diagram

ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ C$, unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V_{DS}	-200	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	I_D	-3.6	A
		-2.5	
Pulsed Drain Current ^a	I_{DM}	-15	
Linear Derating Factor		0.59	W/ $^\circ C$
Linear Derating Factor (PCB mount) ^e		0.025	
Single Pulse Avalanche Energy ^b	E_{AS}	500	mJ
Avalanche Current ^a	I_{AR}	-6.4	A
Repetitive Avalanche Energy ^a	E_{AR}	7.4	mJ
Maximum Power Dissipation	P_D	74	W
Maximum Power Dissipation (PCB mount) ^e		3.0	
Peak Diode Recovery dV/dt ^c	dV/dt	-5.0	V/ns
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ C$
Soldering Recommendations (Peak temperature) ^d	for 10 s	300	


Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- $V_{DD} = -50V$, starting $T_J = 25^\circ C$, $L = 17\text{ mH}$, $R_g = 25\Omega$, $I_{AS} = -6.5A$ (see fig. 12).
- $I_{sp} \leq -6.5A$, $dI/dt \leq 120A/\mu s$, $V_{DD} \leq V_{DS}$, $T_J \leq 150^\circ C$.
- 1.6 mm from case.
- When mounted on 1" square PCB (FR-4 or G-10 material).

THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R_{thJA}	-	62	$^{\circ}\text{C}/\text{W}$
Maximum Junction-to-Ambient (PCB mount) ^a	R_{thJA}	-	40	
Maximum Junction-to-Case (Drain)	R_{thJC}	-	1.7	







Note

- a. When mounted on 1" square PCB (FR-4 or G-10 material).

SPECIFICATIONS ($T_J = 25 \text{ }^{\circ}\text{C}$, unless otherwise noted)								
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static								
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0$, $I_D = -250 \mu\text{A}$		-200	-	-	V	
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to $25 \text{ }^{\circ}\text{C}$, $I_D = -1 \text{ mA}$		-	-0.24	-	$\text{V}/^{\circ}\text{C}$	
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = -250 \mu\text{A}$		-2.0	-	-4.0	V	
Gate-Source Leakage	I_{GSS}	$V_{GS} = \pm 20 \text{ V}$		-	-	± 100	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -200 \text{ V}$, $V_{GS} = 0 \text{ V}$		-	-	-100	μA	
		$V_{DS} = -160 \text{ V}$, $V_{GS} = 0 \text{ V}$, $T_J = 125 \text{ }^{\circ}\text{C}$		-	-	-500		
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = -10 \text{ V}$	$I_D = -3.0 \text{ A}$ ^b	-	1.00	-	Ω	
Forward Transconductance	g_{fs}	$V_{DS} = -50 \text{ V}$	$I_D = -3.0 \text{ A}$ ^b	2.8	-	-	S	
Dynamic								
Input Capacitance	C_{iss}	$V_{GS} = 0 \text{ V}$, $V_{DS} = -25 \text{ V}$, $f = 1.0 \text{ MHz}$, see fig. 5		-	700	-	pF	
Output Capacitance	C_{oss}			-	200	-		
Reverse Transfer Capacitance	C_{rss}			-	40	-		
Total Gate Charge	Q_g	$V_{GS} = -10 \text{ V}$	$I_D = -3.5 \text{ A}$, $V_{DS} = -160 \text{ V}$, see fig. 6 and 13 ^b	-	-	29	nC	
Gate-Source Charge	Q_{gs}			-	-	5.4		
Gate-Drain Charge	Q_{gd}			-	-	15		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -100 \text{ V}$, $I_D = -3.5 \text{ A}$, $R_g = 12 \Omega$, $R_D = 15 \Omega$, see fig. 10 ^b		-	12	-	ns	
Rise Time	t_r		-	27	-			
Turn-Off Delay Time	$t_{d(off)}$		-	28	-			
Fall Time	t_f		-	24	-			
Internal Drain Inductance	L_D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH	
Internal Source Inductance	L_S			-	7.5	-		
Gate Input Resistance	R_g	$f = 1 \text{ MHz}$, open drain		0.6	-	3.7	Ω	
Drain-Source Body Diode Characteristics								
Continuous Source-Drain Diode Current	I_S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	-6.5	A	
Pulsed Diode Forward Current ^a	I_{SM}			-	-	-26		
Body Diode Voltage	V_{SD}	$T_J = 25 \text{ }^{\circ}\text{C}$, $I_S = -3.5 \text{ A}$, $V_{GS} = 0 \text{ V}$ ^b		-	-	-6.5	V	
Body Diode Reverse Recovery Time	t_{rr}	$T_J = 25 \text{ }^{\circ}\text{C}$, $I_F = -3.5 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$ ^b		-	200	300	ns	
Body Diode Reverse Recovery Charge	Q_{rr}			-	1.9	2.9	μC	
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D)						

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
b. Pulse width $\leq 300 \mu\text{s}$; duty cycle $\leq 2 \%$.

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Fig. 1 - Typical Output Characteristics, $T_C = 25^\circ\text{C}$

Fig. 4 - Normalized On-Resistance vs. Temperature

Fig. 2 - Typical Output Characteristics, $T_C = 150^\circ\text{C}$

Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage

Fig. 3 - Typical Transfer Characteristics

Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage


91085_07 - V_{SD} , Source-to-Drain Voltage (V)

Fig. 7 - Typical Source-Drain Diode Forward Voltage


91085_09 - T_C , Case Temperature (°C)

Fig. 9 - Maximum Drain Current vs. Case Temperature


91085_08 - V_{DS} , Drain-to-Source Voltage (V)

Fig. 8 - Maximum Safe Operating Area




Fig. 10a - Switching Time Test Circuit











Fig. 10b - Switching Time Waveforms



91085_11

Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case


Fig. 12a - Unclamped Inductive Test Circuit

Fig. 13a - Basic Gate Charge Waveform

Fig. 12b - Unclamped Inductive Waveforms

Fig. 13b - Gate Charge Test Circuit

Fig. 12c - Maximum Avalanche Energy vs. Drain Current

**Fig. 14 - For P-Channel**