- Plug-In Replacement for SN75107A and SN75107B With Improved Characteristics
- ±10-mV Input Sensitivity
- TTL-Compatible Circuitry
- Standard Supply Voltages . . . ±5 V
- Differential Input Common-Mode Voltage Range of ±3 V
- Strobe Inputs for Channel Selection
- Totem-Pole Outputs
- SN75207B Has Diode-Protected Input Stage for Power-Off Condition
- Sense Amplifier for MOS Memories
- Dual Comparator
- High-Sensitivity Line Receiver


#### **N PACKAGE** (TOP VIEW) ∐ V<sub>CC+</sub> 1В[ 13 V<sub>CC</sub>-2 NCΠ 3 **1Υ**Π 2B 1G[ 5 ПΝС SI **1** 2Y GND ∏ 2G

NC - No internal connection

### description

The SN75207B is a terminal-for-terminal replacement for the SN75107B. The improved input sensitivity makes it more suitable for MOS memory sense amplifiers and can result in faster memory cycles. Improved sensitivity also makes it more useful in line-receiver applications by allowing use of longer transmission line lengths. The SN75207B features a TTL-compatible, active-pullup output.

Input protection diodes are in series with the collectors of the differential-input transistors of the SN75207B. These diodes are useful in certain party-line systems that may have multiple  $V_{CC+}$  power supplies and may be operated with some of the  $V_{CC+}$  supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:



This would be a problem in specific systems that might have the transmission lines biased to some potential greater than 1.4 V.

This device is characterized for operation from 0°C to 70°C.

### **FUNCTION TABLE**

DIFFERENTIAL INPUTS	STR	OBES	OUTPUT	
A–B	G	S	Y	
$V_{ID} \ge 10 \text{ mV}$	Х	Χ	Н	
	Х	L	Н	
-10 mV < V <sub>ID</sub> < 10 mV	L	Χ	Н	
	Н	Н	Indeterminate	
	Х	L	Н	
V <sub>ID</sub> ≤ −10 mV	L	Χ	Н	
	Н	Н	L	


H = high level, L = low level, X = irrelevant



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




# logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)



# schematic (each receiver)



Resistor values shown are nominal.

#### design characteristics

The SN75207B line receivers/sense amplifiers are TTL-compatible, dual circuits intended for use in high-speed, data-transmission systems or MOS memory systems. They are designed to detect low-level differential signals in the presence of common-mode noise and variations of temperature and supplies. The dc specifications reflect worst-case conditions of temperature, supply voltages, and input voltages.

The input common-mode voltage range is  $\pm 3$  V. This is adequate for application in most systems. In systems with requirements for greater common-mode voltage range, input attenuators may be used to decrease the noise to an acceptable level at the receiver-input terminals.

The circuits feature individual strobe inputs for each channel and a strobe input common to both channels for logic versatility. The strobe inputs are tested to ensure 400 mV of dc noise margin when interfaced with Series 54/74 TTL.

The circuits feature high input impedance and low input currents, which induce very little loading on the transmission line. This makes these devices especially useful in party-line systems. The excellent input sensitivity (3 mV typical) is particularly important when data is to be detected at the end of a long transmission line and the amplitude of the data has deteriorated due to cable losses. The circuits are designed to detect input signals of 10-mV (or greater) amplitude and convert the polarity of the signal into appropriate TTL-compatible output logic levels.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC+</sub> (see Note 1)	7 V
Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Differential input voltage, V <sub>ID</sub> (see Note 2)	$\dots \dots \pm 6 \ V$
Common-mode input voltage, V <sub>IC</sub> (see Note 3)	$\dots \dots \pm 5 \ V$
Strobe input voltage	5.5 V
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: A. All voltage values, except differential voltages, are with respect to GND terminal.

- 1. Differential input voltage values are at the noninverting (A) terminal with respect to the inverting (B) terminal.
- 2. Common-mode input voltage is the average of the voltages at the A and B inputs.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING
N	1050 mW	9.2 mW/°C	636 mW



# SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS


SLLS096C - JULY 1973 - REVISED MARCH 1997

### recommended operating conditions (see Note 4)

	MIN	NOM MAX	UNIT
Supply voltage, V <sub>CC+</sub>	4.75	5 5.25	V
Supply voltage, V <sub>CC</sub> _	-4.75	-5 -5.25	V
High-level differential input voltage, V <sub>ID(H)</sub> (see Note 5)	0.01	5	V
Low-level differential input voltage, V <sub>ID(L)</sub>	-5†	-0.01	V
Common-mode input voltage, V <sub>IC</sub> (see Notes 5 and 6)	-3†	3	V
Input voltage, any differential input to ground (see Note 5)	-5†	3	V
High-level input voltage at strobe inputs, VIH(S)	2	5.5	V
Low-level input voltage at strobe inputs, V <sub>IL(S)</sub>	0	0.8	V
Low-level output current, IOL		-16	mA
Operating free-air temperature, TA	0	70	°C

The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

- NOTES: B. When using only one channel of the line receiver, the strobe G of the unused channel should be grounded and at least one of the differential inputs of the unused receiver should be terminated at some voltage between –3 V and 3 V.
  - 3. The recommended combinations of input voltages fall within the shaded area of the figure shown.
  - 4. The common-mode voltage may be as low as -4 V provided that the more positive of the two inputs is not more negative than -3 V.



### electrical characteristics over recommended free-air temperature range (unless otherwise noted)


	PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
lн	High-level input current	$V_{CC\pm} = \pm 5.25 \text{ V}$		$V_{ID} = -5 V$		30	75	μΑ
Ι <sub>Ι</sub> L	Low-level input current	$V_{CC\pm} = \pm 5.25 \text{ V}$		V <sub>ID</sub> = 5 V			-10	μΑ
1	High-level input current	$V_{CC\pm} = \pm 5.25 \text{ V},$	V <sub>IH(S)</sub> = 2.4 V				40	μΑ
lін	into 1G or 2G	$V_{CC\pm} = \pm 5.25 \text{ V},$	$V_{IH(S)} = \pm 5.25 \text{ V}$				1	mA
Ι <sub>Ι</sub> L	Low-level input current into 1G or 2G	$V_{CC\pm} = \pm 5.25 \text{ V},$	V <sub>IL(S)</sub> = 0.4 V				-1.6	mA
I	High-level input current into S	$V_{CC\pm} = \pm 5.25 \text{ V},$	V <sub>IH(S)</sub> = 2.4 V				80	μΑ
l'IH	nigh-level input current into 5	$V_{CC\pm} = \pm 5.25 \text{ V},$	$V_{IH(S)} = \pm 5.25 \text{ V}$				2	mA
IIL	Low-level input current into S	$V_{CC\pm} = \pm 5.25 \text{ V},$	$V_{IL(S)} = 0.4 V$				-3.2	mA
VOH	High-level output voltage	$V_{CC\pm} = \pm 4.75 \text{ V},$ $I_{OH} = -400 \mu\text{A},$	$V_{IL(S)} = 0.8 \text{ V},$ $V_{IC} = -3 \text{ V to 3 V}$	$V_{ID(H)} = 10 \text{ mV},$	2.4			٧
VOL	Low-level output voltage	$V_{CC\pm} = \pm 4.75 \text{ V},$ $I_{OL} = 16 \text{ mA},$	$V_{IH(S)} = 2 \text{ V},$ $V_{IC} = -3 \text{ V to 3 V}$	$V_{ID(L)} = -10 \text{ mV},$			0.4	٧
IOH	High-level output current	$V_{CC\pm} = \pm 4.75 \text{ V},$	V <sub>OH</sub> = ±5.25 V				400	μΑ
los	Short-circuit output current‡	$V_{CC\pm} = \pm 5.25 \text{ V}$			-18		-70	mA
I <sub>CC+</sub>	Supply current from V <sub>CC+</sub>	$V_{CC\pm} = \pm 5.25 \text{ V},$	T <sub>A</sub> = 25°C,	Outputs high		18	30	mA
I <sub>CC</sub> _	Supply current from V <sub>CC</sub> -	$V_{CC\pm} = \pm 5.25 \text{ V},$	T <sub>A</sub> = 25°C,	Outputs high		-8.4	-15	mA

<sup>†</sup> All typical values are at  $V_{CC+} = 5$  V,  $V_{CC-} = -5$  V,  $T_A = 25$ °C. ‡ Not more than one output should be shorted at a time.

# switching characteristics, $V_{CC+}$ = 5 V, $V_{CC-}$ = -5 V, $T_A$ = 25°C

	PARAMETER	TE: CONDI		MIN	MAX	UNIT
tPLH(D)	Propagation delay time, low- to high-level output, from differential inputs A and B				35	ns
tPHL(D)	Propagation delay time, high- to low-level output, from differential inputs A and B	$R_L = 470 \Omega$ ,	C <sub>L</sub> = 50 pF,		20	ns
tPLH(S)	Propagation delay time, low- to high-level output, from strobe input G or S	See Figure 1			17	ns
tPHL(S)	Propagation delay time, high- to low-level output, from strobe input G or S				17	ns

#### PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

1.5 V

VOH

Vol

1.5 V

NOTES: A. The pulse generators have the following characteristics:  $Z_O = 50 \ \Omega$ ,  $t_f \le 5 \ ns$ ,  $t_{\text{W1}} = 500 \ ns$  with PRR = 1 MHz,  $t_{\text{W2}} = 1 \ \mu s$  with PRR = 500 kHz.

1.5 V

- B. Strobe input pulse is applied to Strobe 1G when inputs 1A–1B are being tested, to Strobe S when inputs 1A–1B or 2A–2B are being tested, and to Strobe 2G when inputs 2A–2B are being tested.
- C. C<sub>I</sub> includes probe and jig capacitance.

1.5 V

D. All diodes are 1N916.

 $V_{OH}$ 

 $v_{OL}$ 

Figure 1. Test Circuit and Voltage Waveforms



#### APPLICATION INFORMATION





Figure 2. MOS Memory Sense Amplifier



Receivers are SN75207B; drivers are SN55109A, SN55110A, SN75110A, or SN75112.

Figure 3. Data-Bus or Parity-Line System

**PRECAUTIONS**: When only one receiver in a package is being used, at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3 V and 3 V, preferably at GND. Failure to do so will cause improper operation of the unit being used because of common bias circuitry for the current sources of the two receivers. Strobe G of the unused channel should be grounded.





24-Aug-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN75207BD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75207B	Samples
SN75207BDE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75207B	Samples
SN75207BN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75207BN	Samples
SN75207BNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75207B	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



### **PACKAGE OPTION ADDENDUM**

24-Aug-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Jan-2013

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75207BNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN75207BNSR	SO	NS	14	2000	367.0	367.0	38.0	

### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.