



CY54/74FCT540T CY54/74FCT541T

8-Bit Buffers/Line Drivers

Features


- Function, pinout and drive compatible with FCT and F logic
- FCT-C speed at 4.1 ns max. (Com'l)
FCT-A speed at 4.8 ns max. (Com'l)
- Reduced V_{OH} (typically = 3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- Power-off disable feature
- ESD > 2000V
- Matched rise and fall times
- Fully compatible with TTL input and output logic levels
- Sink current 64 mA (Com'l), 48 mA (Mil)
Source current 32 mA (Com'l), 12 mA (Mil)
- Extended commercial range of -40°C to +85°C

Functional Description

The FCT540T inverting buffer/line driver and the FCT541T non-inverting buffer/line driver are designed to be employed as memory address drivers, clock drivers, and bus-oriented transmitters/receivers. The devices provide speed and drive capabilities equivalent to their fastest bipolar logic counterparts while reducing power dissipation. The input and output voltage levels allow direct interface with TTL, NMOS, and CMOS devices without external components.


The outputs are designed with a power-off disable feature to allow for live insertion of boards.

Logic Block Diagram—FCT540T




Pin Configurations

CERDIP/SOIC/QSOP
Top View




Logic Block Diagram—FCT541T



CERDIP/DIP/SOIC/QSOP

Top View





CY54/74FCT540T

CY54/74FCT541T

Function Table FCT540T^[1]

Inputs			Output
\overline{OE}_A	\overline{OE}_B	D	
L	L	L	H
L	L	H	L
H	H	X	Z

Function Table FCT541T^[1]

Inputs			Output
\overline{OE}_A	\overline{OE}_B	D	
L	L	L	L
L	L	H	H
H	H	X	Z

Maximum Ratings^[2, 3]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions		Min.	Typ. ^[5]	Max.	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$, $I_{OH} = -32\text{ mA}$	Com'l	2.0			V
		$V_{CC} = \text{Min.}$, $I_{OH} = -15\text{ mA}$	Com'l	2.4	3.3		V
		$V_{CC} = \text{Min.}$, $I_{OH} = -12\text{ mA}$	Mil	2.4	3.3		V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}$, $I_{OL} = 64\text{ mA}$	Com'l		0.3	0.55	V
		$V_{CC} = \text{Min.}$, $I_{OL} = 48\text{ mA}$	Mil		0.3	0.55	V
V_{IH}	Input HIGH Voltage			2.0			V
V_{IL}	Input LOW Voltage					0.8	V
V_H	Hysteresis ^[6]	All inputs			0.2		V
V_{IK}	Input Clamp Diode Voltage	$V_{CC} = \text{Min.}$, $I_{IN} = -18\text{ mA}$			-0.7	-1.2	V
I_I	Input HIGH Current	$V_{CC} = \text{Max.}$, $V_{IN} = V_{CC}$				5	μA
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max.}$, $V_{IN} = 2.7\text{V}$				± 1	μA
I_{IL}	Input LOW Current	$V_{CC} = \text{Max.}$, $V_{IN} = 0.5\text{V}$				± 1	μA
I_{OZH}	Off State HIGH-Level Output Current	$V_{CC} = \text{Max.}$, $V_{OUT} = 2.7\text{V}$				10	μA
I_{OZL}	Off State LOW-Level Output Current	$V_{CC} = \text{Max.}$, $V_{OUT} = 0.5\text{V}$				-10	μA
I_{OS}	Output Short Circuit Current ^[7]	$V_{CC} = \text{Max.}$, $V_{OUT} = 0.0\text{V}$		-60	-120	-225	mA
I_{OFF}	Power-Off Disable	$V_{CC} = 0\text{V}$, $V_{OUT} = 4.5\text{V}$				± 1	μA

Notes:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance
2. Unless otherwise noted, these limits are over the operating free-air temperature range.
3. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.
4. T_A is the "instant on" case temperature.
5. Typical values are at $V_{CC}=5.0\text{V}$, $T_A=+25^{\circ}\text{C}$ ambient.
6. This parameter is guaranteed but not tested.
7. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parametric tests, I_{OS} tests should be performed last.

Ambient Temperature with Power Applied	-65°C to $+135^{\circ}\text{C}$
Supply Voltage to Ground Potential	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Output Voltage	-0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin)	120 mA
Power Dissipation.....	0.5W
Static Discharge Voltage	>2001V (per MIL-STD-883, Method 3015)

Operating Range

Range	Range	Ambient Temperature	V_{CC}
Commercial	DT	0°C to $+70^{\circ}\text{C}$	$5\text{V} \pm 5\%$
Commercial	T, AT, CT	-40°C to $+85^{\circ}\text{C}$	$5\text{V} \pm 5\%$
Military ^[4]	All	-55°C to $+125^{\circ}\text{C}$	$5\text{V} \pm 10\%$


CY54/74FCT540T
CY54/74FCT541T
Capacitance^[6]

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
C_{IN}	Input Capacitance		5	10	pF
C_{OUT}	Output Capacitance		9	12	pF

Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}, V_{IN} \leq 0.2V, V_{IN} \geq V_{CC} - 0.2V$	0.1	0.2	mA
ΔI_{CC}	Quiescent Power Supply Current (TTL inputs)	$V_{CC} = \text{Max.}, V_{IN} = 3.4V, f_1 = 0, \text{Outputs Open}^{[8]}$	0.5	2.0	mA
I_{CCD}	Dynamic Power Supply Current ^[9]	$V_{CC} = \text{Max.}, 50\% \text{ Duty Cycle, Outputs Open, One Bit Toggling at } f_1 = 10 \text{ MHz, } \overline{OE}_A = \overline{OE}_B = \text{GND, or } \overline{OE}_A = \text{GND, } OE_B = V_{CC}, V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{CC} - 0.2V$	0.06	0.12	mA/MHz
I_C	Total Power Supply Current ^[10]	$V_{CC} = \text{Max.}, 50\% \text{ Duty Cycle, Outputs Open, One Bit Toggling at } f_1 = 10 \text{ MHz, } \overline{OE}_A = \overline{OE}_B = \text{GND, or } \overline{OE}_A = \text{GND, } OE_B = V_{CC}, V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{CC} - 0.2V$	0.7	1.4	mA
		$V_{CC} = \text{Max.}, 50\% \text{ Duty Cycle, Outputs Open, One Bit Toggling at } f_1 = 10 \text{ MHz, } \overline{OE}_A = \overline{OE}_B = \text{GND, or } \overline{OE}_A = \text{GND, } OE_B = V_{CC}, V_{IN} = 3.4V \text{ or } V_{IN} = \text{GND}$	1.0	2.4	mA
		$V_{CC} = \text{Max.}, 50\% \text{ Duty Cycle, Outputs Open, Eight Bits Toggling at } f_1 = 2.5 \text{ MHz, } \overline{OE}_A = \overline{OE}_B = \text{GND, or } \overline{OE}_A = \text{GND, } OE_B = V_{CC}, V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{CC} - 0.2V$	1.3	2.6 ^[11]	mA
		$V_{CC} = \text{Max.}, 50\% \text{ Duty Cycle, Outputs Open, Eight Bits Toggling at } f_1 = 2.5 \text{ MHz, } \overline{OE}_A = \overline{OE}_B = \text{GND, or } \overline{OE}_A = \text{GND, } OE_B = V_{CC}, V_{IN} = 3.4V \text{ or } V_{IN} = \text{GND}$	3.3	10.6 ^[11]	mA

Notes:

8. Per TTL driven input ($V_{IN}=3.4V$); all other inputs at V_{CC} or GND.
 9. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
 10. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_1)$
 $I_{CC} = \text{Quiescent Current with CMOS input levels}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL HIGH input } (V_{IN}=3.4V)$
 $D_H = \text{Duty Cycle for TTL inputs HIGH}$
 $N_T = \text{Number of TTL inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current caused by an input transition pair (HLH or LHL)}$
 $f_0 = \text{Clock frequency for registered devices, otherwise zero}$
 $f_1 = \text{Input signal frequency}$
 $N_1 = \text{Number of inputs changing at } f_1$
- All currents are in millamps and all frequencies are in megahertz.
11. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.



CY54/74FCT540T

CY54/74FCT541T

Switching Characteristics Over the Operating Range^[12]

Parameter	Description	FCT540T/FCT541T		FCT540AT/FCT541AT		Unit	Fig. No. ^[13]		
		Commercial		Commercial					
		Min.	Max.	Min.	Max.				
t _{PLH} t _{PHL}	Propagation Delay Data to Output (FCT540)	1.5	8.5	1.5	4.8	ns	1, 2		
t _{PLH} t _{PHL}	Propagation Delay Data to Output (FCT541)	1.5	8.0	1.5	4.8	ns	1, 3		
t _{PZH} t _{PZL}	Output Enable Time	1.5	10.0	1.5	6.2	ns	1, 7, 8		
t _{PHZ} t _{PLZ}	Output Disable Time	1.5	9.5	1.5	5.6	ns	1, 7, 8		

Parameter	Description	FCT540CT/FCT541CT				FCT540DT/ FCT541DT		Unit	Fig. No. ^[13]		
		Military		Commercial		Commercial					
		Min.	Max.	Min.	Max.	Min.	Max.				
t _{PLH} t _{PHL}	Propagation Delay Data to Output (FCT540)	1.5	4.7	1.5	4.1	1.5	3.8	ns	1, 2		
t _{PLH} t _{PHL}	Propagation Delay Data to Output (FCT541)	1.5	4.6	1.5	4.1	1.5	3.8	ns	1, 3		
t _{PZH} t _{PZL}	Output Enable Time	1.5	6.5	1.5	5.8	1.5	5.2	ns	1, 7, 8		
t _{PHZ} t _{PLZ}	Output Disable Time	1.5	5.7	1.5	5.2	1.5	5.0	ns	1, 7, 8		

Shaded areas contain preliminary information.

Notes:

12. Minimum limits are guaranteed but not tested on Propagation Delays.

13. See "Parameter Measurement Information" in the General Information section.

**CY54/74FCT540T****CY54/74FCT541T****Ordering Information—FCT540T**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
3.8	CY74FCT540DTQC	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT540DTSOC	S5	20-Lead (300-Mil) Molded SOIC	
4.1	CY74FCT540CTQC	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT540CTSOC	S5	20-Lead (300-Mil) Molded SOIC	
4.7	CY54FCT540CTDMB	D6	20-Lead (300-Mil) CerDIP	Military
4.8	CY74FCT540ATQC	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT540ATSOC	S5	20-Lead (300-Mil) Molded SOIC	
8.5	CY74FCT540TQC	Q5	20-Lead (150-Mil) QSOP	Commercial

Ordering Information—FCT541T


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
3.8	CY74FCT541DTQC	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT541DTSOC	S5	20-Lead (300-Mil) Molded SOIC	
4.1	CY74FCT541CTQC	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT541CTSOC	S5	20-Lead (300-Mil) Molded SOIC	
4.6	CY54FCT541CTDMB	D6	20-Lead (300-Mil) CerDIP	Military
4.8	CY74FCT541ATPC	P5	20-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT541ATQC	Q5	20-Lead (150-Mil) QSOP	
	CY74FCT541ATSOC	S5	20-Lead (300-Mil) Molded SOIC	
8.0	CY74FCT541TPC	P5	20-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT541TSOC	S5	20-Lead (300-Mil) Molded SOIC	

Shaded areas contain preliminary information.


Document #: 38-00260-B


Package Diagrams

20-Lead (300-Mil) CerDIP D6
 MIL-STD-1835 D-8 Config.A




20-Lead (300-Mil) Molded DIP P5



Package Diagrams (continued)
20-Lead Quarter Size Outline Q5


DIMENSIONS IN INCHES MIN. MAX.
 LEAD COPLANARITY 0.004 MAX.

20-Lead (300-Mil) Molded SOIC S5


DIMENSIONS IN INCHES MIN. MAX.
 LEAD COPLANARITY 0.004 MAX.