74AHC164; 74AHCT164

8-bit serial-in/parallel-out shift register

Rev. 03 — 24 April 2008

Product data sheet

1. General description

The 74AHC164; 74AHCT164 shift register is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7A.

The 74AHC164; 74AHCT164 input signals are 8-bit serial through one of two inputs (DSA or DSB); either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the clock input (CP) and enters into output Q0, which is a logical AND of the two data inputs (DSA and DSB) that existed one set-up time prior to the rising clock edge.

A LOW-level on the master reset (\overline{MR}) input overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

2. Features

- Balanced propagation delays
- All inputs have Schmitt-trigger actions
- Inputs accept voltages higher than V_{CC}
- Input levels:
 - For 74AHC164: CMOS level
 - ◆ For 74AHCT164: TTL level
- ESD protection:
 - ◆ HBM EIA/JESD22-A114E exceeds 2000 V
 - ◆ MM EIA/JESD22-A115-A exceeds 200 V
 - CDM EIA/JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C





3. Ordering information


Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74AHC164				
74AHC164D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74AHC164PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
74AHC164BQ	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5\times3\times0.85~\text{mm}$	SOT762-1
74AHCT164				
74AHCT164D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74AHCT164PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
74AHCT164BQ	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5\times3\times0.85~\text{mm}$	SOT762-1

4. Functional diagram








5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Table 2.	riii description	
Symbol	Pin	Description
DSA	1	serial data input A
DSB	2	serial data input B
Q0	3	output 0
Q1	4	output 1
Q2	5	output 2
Q3	6	output 3
GND	7	ground (0 V)
CP	8	clock input (LOW-to-HIGH edge-triggered)
MR	9	master reset input (active LOW)
Q4	10	output 4
Q5	11	output 5
Q6	12	output 6
Q7	13	output 7
V_{CC}	14	supply voltage

6. Functional description

Table 3. Function table^[1]

Operating mode	Control		Input		Output	Output		
	MR	СР	DSA	DSB	Q0	Q1 to Q7		
Reset (clear)	L	X	X	X	L	L to L		
Shift	Н	↑	I	I	L	q0 to q6		
			I	h	L	q0 to q6		
			h	I	L	q0 to q6		
			h	h	Н	q0 to q6		

^[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

 \uparrow = LOW-to-HIGH transition;

X = don't care;

q = lower case letter indicates the state of the referenced input one set-up time prior to the LOW-to-HIGH transition.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
V_{I}	input voltage		-0.5	+7.0	V
I _{IK}	input clamping current	$V_1 < -0.5 \text{ V}$	<u>[1]</u> –20	-	mA
I_{OK}	output clamping current	V_O < -0.5 V or V_O > V_{CC} + 0.5 V	<u>[1]</u> –20	+20	mA
I _O	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-25	+25	mA
I _{CC}	supply current		-	+75	mA
I_{GND}	ground current		–75	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[2] _	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For TSSOP14 packages: above 60 $^{\circ}\text{C}$ the value of P_{tot} derates linearly at 5.5 mW/K.

For DHVQFN14 packages: above 60 $^{\circ}\text{C}$ the value of Ptot derates linearly at 4.5 mW/K.

^[2] For SO14 packages: above 70 $^{\circ}\text{C}$ the value of P_{tot} derates linearly at 8 mW/K.

6 of 18

Recommended operating conditions

Table 5. **Operating conditions**

145.00.	operating containing					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74AHC164						
V_{CC}	supply voltage		2.0	5.0	5.5	V
V_{I}	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V_{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	-	-	100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	20	ns/V
74AHCT16	4					
V _{CC}	supply voltage		4.5	5.0	5.5	V
V_{I}	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V_{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	20	ns/V

Static characteristics

Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C 1	to +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74AHC1	64					'				
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = -50 \mu A$; $V_{CC} = 2.0 \text{ V}$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -50 \mu A; V_{CC} = 3.0 \text{ V}$	2.9	3.0	-	2.9	-	2.9	-	V
		$I_O = -50 \mu A$; $V_{CC} = 4.5 \text{ V}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.80	-	3.70	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = 50 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 3.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A$; $V_{CC} = 4.5 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		I_{O} = 8.0 mA; V_{CC} = 4.5 V	-	-	0.36	-	0.44	-	0.55	V

74AHC_AHCT164_3 © Nexperia B.V. 2017. All rights reserved Rev. 03 — 24 April 2008

 Table 6.
 Static characteristics ... continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C 1	to +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
I _I	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ
Cı	input capacitance		-	3	10	-	-	-	-	pF
74AHCT	164									
V_{IH}	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	-	-	2.0	-	2.0	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	8.0	-	0.8	-	0.8	V
V_{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_O = -50 \mu A$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -8.0 \text{ mA}$	3.94	-	-	3.80	-	3.70	-	V
V_{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	Ι _Ο = 50 μΑ	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 8.0 \text{ mA}$	-	-	0.36	-	0.44	-	0.55	V
I _I	input leakage current	$V_I = 5.5 \text{ V or GND};$ $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	-	-	0.1	-	1.0	-	2.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ
ΔI_{CC}	additional supply current	per input pin; $V_{I} = V_{CC} - 2.1 \text{ V}; I_{O} = 0 \text{ A};$ other pins at V_{CC} or GND; $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	1.35	-	1.5	-	1.5	mA
C _I	input capacitance		-	3	10	-	-	-	-	pF

8 of 18

10. Dynamic characteristics

Dynamic characteristics Table 7.

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 10.

Symbol	Parameter	Conditions		25 °C		-40 °C 1	to +85 °C	–40 °C to	o +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	Min	Max	
74AHC1	64									
t _{pd}	propagation	CP to Qn; see Figure 7								
	delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$								
		C _L = 15 pF	-	6.5	12.8	1.0	15.0	1.0	16.0	ns
		C _L = 50 pF	-	9.3	16.3	1.0	18.5	1.0	20.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$								
		C _L = 15 pF	-	4.5	9.0	1.0	10.5	1.0	11.5	ns
		C _L = 50 pF	-	6.4	11.0	1.0	12.5	1.0	14.0	ns
		MR to Qn; see Figure 8 [3]								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$								
		C _L = 15 pF	-	5.3	12.8	1.0	15.0	1.0	16.0	ns
		C _L = 50 pF	-	7.6	16.3	1.0	18.5	1.0	20.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$								
		C _L = 15 pF	-	4.0	8.6	1.0	10.0	1.0	11.0	ns
		C _L = 50 pF	-	5.8	10.6	1.0	12.0	1.0	13.5	ns
f _{max}	maximum frequency	see Figure 7								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$								
		C _L = 15 pF	80	125	-	65	-	50	-	MHz
		$C_L = 50 pF$	50	75	-	45	-	35	-	MHz
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$								
		$C_L = 15 pF$	125	175	-	105	-	85	-	MHz
		$C_L = 50 pF$	85	115	-	75	-	65	-	MHz
t_{VV}	pulse width	CP HIGH or LOW; see <u>Figure 7</u>								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	5.0	-	-	5.0	-	5.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	5.0	-	-	5.0	-	5.0	-	ns
t_{WL}	pulse width	MR; see Figure 8								
	LOW	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	5.0	-	-	5.0	-	5.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	5.0	-	-	5.0	-	5.0	-	ns
t _{su}	set-up time	DSA, DSB to CP; see Figure 9								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	5.0	-	-	6.0	-	6.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	4.5	-	-	4.5	-	4.5	-	ns
t _h	hold time	DSA, DSB to CP; see Figure 9								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.5	-	-	1.5	-	1.5	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	-	-	2.0	-	2.0	-	ns

74AHC_AHCT164_3 © Nexperia B.V. 2017. All rights reserved Rev. 03 — 24 April 2008

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 10.

Symbol	Parameter	Conditions			25 °C		-40 °C	to +85 °C	–40 °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
t _{rec}	recovery	MR to CP; see Figure 8						'			
	time	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		2.5	-	-	2.5	-	2.5	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		2.5	-	-	2.5	-	2.5	-	ns
C _{PD}	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$	[4]	-	48	-	-	-	-	-	pF
74AHCT	164; V _{CC} = 4.5	5 V to 5.5 V									
t _{pd}		CP to Qn; see Figure 7	[2]								
	delay	C _L = 15 pF		-	3.4	9.0	1.0	10.5	1.0	11.5	ns
		$C_L = 50 pF$		-	4.9	11.0	1.0	12.5	1.0	14.0	ns
		MR to Qn; see Figure 8	[3]								
		C _L = 15 pF		-	3.5	8.6	1.0	10.0	1.0	11.0	ns
		$C_L = 50 pF$		-	5.0	10.6	1.0	12.0	1.0	13.5	ns
f_{max}	maximum	see Figure 7									
	frequency	$C_L = 15 pF$		125	175	-	105	-	85	-	MHz
		$C_L = 50 pF$		85	115	-	75	-	65	-	MHz
t_{W}	pulse width	CP HIGH or LOW; see Figure 7		5.0	-	-	5.0	-	5.0	-	ns
t_{WL}	pulse width LOW	MR; see Figure 8		5.0	-	-	5.0	-	5.0	-	ns
t _{su}	set-up time	DSA, DSB to CP; see Figure 9		4.5	-	-	4.5	-	4.5	-	ns
t _h	hold time	DSA, DSB to CP; see Figure 9		2.0	-	-	2.0	-	2.0	-	ns
t _{rec}	recovery time	MR to CP; see Figure 8		2.5	-	-	2.5	-	2.5	-	ns
C _{PD}	power dissipation capacitance	f_i = 1 MHz; V_I = GND to V_{CC}	[4]	-	51	-	-	-	-	-	pF

^[1] Typical values are measured at nominal supply voltage (V_{CC} = 3.3 V and V_{CC} = 5.0 V).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;


 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$ = sum of the outputs.


^[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

^[3] t_{pd} is the same as t_{PHL} only.

^[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

11. Waveforms





11 of 18





Table 8. **Measurement points**

Туре	Input	Output
	V _M	V _M
74AHC164	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74AHCT164	1.5 V	$0.5 \times V_{CC}$

74AHC_AHCT164_3 © Nexperia B.V. 2017. All rights reserved Rev. 03 — 24 April 2008



Test data is given in Table 9.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator

 C_L = Load capacitance including jig and probe capacitance

Fig 10. Load circuitry for measuring switching times

Table 9. **Test data**

Туре	Input		Load	Test
	VI	t _r , t _f	CL	
74AHC164	V _{CC}	≤ 3.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}
74AHCT164	3.0 V	≤ 3.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}

74AHC_AHCT164_3 Rev. 03 — 24 April 2008

Product data sheet


12 of 18

12. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1

13 of 18



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01	1	0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Product data sheet

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE			
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
076E06	MS-012				99-12-27 03-02-19	
-	-	IEC JEDEC	IEC JEDEC JEITA	IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION	


Fig 11. Package outline SOT108-1 (SO14)

74AHC_AHCT164_3 © Nexperia B.V. 2017. All rights reserved Rev. 03 — 24 April 2008

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1

14 of 18



UNIT	A max.	A ₁	A ₂	А3	bp	C	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

Product data sheet

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT402-1		MO-153				99-12-27 03-02-18	

Fig 12. Package outline SOT402-1 (TSSOP14)

74AHC_AHCT164_3 © Nexperia B.V. 2017. All rights reserved Rev. 03 — 24 April 2008

15 of 18

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; SOT762-1 14 terminals; body 2.5 x 3 x 0.85 mm




Fig 13. Package outline SOT762-1 (DHVQFN14)

74AHC_AHCT164_3 © Nexperia B.V. 2017. All rights reserved Rev. 03 — 24 April 2008

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AHC_AHCT164_3	20080424	Product data sheet	-	74AHC_AHCT164_2
Modifications:	• <u>Table 6</u> : the	conditions for input leakage cu	rrent have been cha	nged.
74AHC_AHCT164_2	20061129	Product data sheet	-	74AHC_AHCT164_1
74AHC_AHCT164_1 (9397 750 07332)	20000815	Product specification	-	-

74AHC_AHCT164_3 © Nexperia B.V. 2017. All rights reserved

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

74AHC164; 74AHCT164

Nexperia

8-bit serial-in/parallel-out shift register

17. Contents

1	General description 1
2	Features
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning
5.2	Pin description 4
6	Functional description 5
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 6
10	Dynamic characteristics 8
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks17
16	Contact information 17
17	Contents

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 24 April 2008

[©] Nexperia B.V. 2017. All rights reserved