

MITSUBISHI HIGH SPEED CMOS
M74HC390P/FP/DP

DUAL 4-STAGE BINARY RIPPLE COUNTER WITH $\div 2$ AND $\div 5$ SECTIONS

DESCRIPTION

The M74HC390 is a semiconductor integrated circuit consisting of two asynchronous decade counters with direct reset input.

FEATURES

- High-speed: (clock frequency) 60MHz typ. ($C_L=15\text{pF}$, $V_{CC}=5\text{V}$)
- Low power dissipation: $20\mu\text{W}/\text{package}$, max ($V_{CC}=5\text{V}$, $T_A=25^\circ\text{C}$, quiescent state)
- High noise margin: 30% of V_{CC} , min ($V_{CC}=4.5\text{V}$, 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range: $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range: $T_A=-40\sim +85^\circ\text{C}$

APPLICATION


General purpose, for use in industrial and consumer digital equipment.

FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC390 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS390.

Each decade counter consists of a binary counter and a divide-by-5 counter. When using a binary counter, by applying the count pulse to clock input CKA a frequency-demultiplied signal will be output to QA. When using a divide-by-5 counter, by applying the count pulse to clock input CKB a frequency-demultiplied signal will be output to QB through QD.

PIN CONFIGURATION (TOP VIEW)




16P4
Outline 16P2N
16P2P

When using the decade counter to output BCD code from QA through QD, connect QA and CKB together and apply the count pulse to CKA. When outputting a signal with a 50% duty cycle from QA, connect QD and CKA together and apply the count pulse to CKB.

Counting takes place when the clock input changes from high-level to low-level.

When direct reset input R_D is high, QA through QB will become low irrespective of other inputs. Maintain the low-level state when counting.

LOGIC DIAGRAM (EACH COUNTER)



DUAL 4-STAGE BINARY RIPPLE COUNTER WITH $\div 2$ AND $\div 5$ SECTIONS

FUNCTION TABLE (Note 1)

Inputs		Outputs		
CK	R _D	QA	QB	QC
X	H	L	L	L
↓	L	Count		

Note 1 : ↓ : Change from high to low level

X : Irrelevant

Count number	QA	QB	QC	QD
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

With QA and CKB connected and CKA used as input.

ABSOLUTE MAXIMUM RATINGS ($T_a = -40 \sim +85^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		-0.5 ~ +7.0	V
V_i	Input voltage		-0.5 ~ $V_{CC} + 0.5$	V
V_o	Output voltage		-0.5 ~ $V_{CC} + 0.5$	V
I_{IK}	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
I_{OK}	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
I_o	Output current per output pin		± 25	mA
I_{CC}	Supply/GND current	V_{CC}, GND	± 50	mA
P_d	Power dissipation	(Note 2)	500	mW
T_{Stg}	Storage temperature range		-65 ~ +150	°C

Note 2 : M74HC390FP, $T_a = -40 \sim +70^\circ\text{C}$ and $T_a = 70 \sim 85^\circ\text{C}$ are derated at $-6\text{mW}/^\circ\text{C}$.

M74HC390DP, $T_a = -40 \sim +50^\circ\text{C}$ and $T_a = 50 \sim 85^\circ\text{C}$ are derated at $-5\text{mW}/^\circ\text{C}$.

RECOMMENDED OPERATING CONDITIONS ($T_a = -40 \sim +85^\circ\text{C}$)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	2		6	V
V_i	Input voltage	0		V_{CC}	V
V_o	Output voltage	0		V_{CC}	V
T_{opr}	Operating temperature range	-40		+85	°C
t_r, t_f	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

DUAL 4-STAGE BINARY RIPPLE COUNTER WITH $\div 2$ AND $\div 5$ SECTIONS

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V_{CC} (V)	25°C			−40~+85°C		
				Min	Typ	Max	Min	Max	
V_{IH}	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $I_O = 20\mu A$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V_{IL}	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $I_O = 20\mu A$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V_{OH}	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9		V
			$I_{OH} = -20\mu A$	4.5	4.4		4.4		
			$I_{OH} = -20\mu A$	6.0	5.9		5.9		
			$I_{OH} = -4.0mA$	4.5	4.18		4.13		
			$I_{OH} = -5.2mA$	6.0	5.68		5.63		
V_{OL}	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1		0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1		0.1	
			$I_{OL} = 20\mu A$	6.0		0.1		0.1	
			$I_{OL} = 4.0mA$	4.5		0.26		0.33	
I_{IH}	High-level input current	$V_I = 6V$	6.0			0.1		1.0	μA
			6.0			−0.1		−1.0	
			6.0			4.0		40.0	
I_{IL}	Low-level input current	$V_I = 0V$	6.0			−0.1		−1.0	μA
I_{CC}	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			4.0		40.0	μA

SWITCHING CHARACTERISTICS ($V_{CC} = 5V, T_a = 25^\circ C$)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f_{max}	Maximum clock frequency		30			MHz
t_{TLH}	Low-level to high-level and high-level to low-level output transition time				10	ns
t_{THL}					10	ns
t_{PLH}	Low-level to high-level and high-level to low-level output propagation time (CKA − QA)				20	ns
t_{PHL}					20	ns
t_{PLH}	Low-level to high-level and high-level to low-level output propagation time (CKA − QC, with QA and CKB connected)				50	ns
t_{PHL}					50	ns
t_{PLH}	Low-level to high-level and high-level to low-level output propagation time (CKA − QB)				21	ns
t_{PHL}					21	ns
t_{PLH}	Low-level to high-level and high-level to low-level output propagation time (CKB − QC)				32	ns
t_{PHL}					32	ns
t_{PLH}	Low-level to high-level and high-level to low-level output propagation time (CKB − QD)				21	ns
t_{PHL}					21	ns
t_{PLH}	High-level to low-level output propagation time (RD − QA, QB, QC, QD)	$C_L = 15pF$ (Note 4)			28	ns

DUAL 4-STAGE BINARY RIPPLE COUNTER WITH $\div 2$ AND $\div 5$ SECTIONS

SWITCHING CHARACTERISTICS ($V_{CC} = 2\sim 6V$, $T_a = -40\sim +85^\circ C$)

Symbol	Parameter	Test conditions	Limits					Unit
			25°C		-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max
t_{max}	Maximum clock frequency		2.0	5			4	
			4.5	27			21	
			6.0	31			24	MHz
t_{TLH}	Low-level to high-level and high-level to low-level output transition time		2.0			75		95
			4.5			15		19
			6.0			13		16
t_{THL}			2.0			75		95
			4.5			15		19
			6.0			13		16
t_{PLH}	Low-level to high-level and high-level to low-level output propagation time (CKA - QA)		2.0			120		150
			4.5			24		30
			6.0			21		26
t_{PHL}	Low-level to high-level and high-level to low-level output propagation time (CKA - QC, with QA and CKB connected)		2.0			120		150
			4.5			24		30
			6.0			21		26
t_{PLH}	Low-level to high-level and high-level to low-level output propagation time (CKB - QB)	$C_L = 50pF$ (Note 4)	2.0			290		360
			4.5			58		72
			6.0			50		62
t_{PHL}	Low-level to high-level and high-level to low-level output propagation time (CKB - QC)		2.0			290		360
			4.5			58		72
			6.0			50		62
t_{PLH}	Low-level to high-level and high-level to low-level output propagation time (CKB - QD)		2.0			130		160
			4.5			26		33
			6.0			22		28
t_{PHL}	High-level to low-level output propagation time (R_o - QA, QB, QC, QD)		2.0			130		160
			4.5			26		33
			6.0			22		28
t_{PLH}			2.0			185		230
			4.5			37		46
			6.0			32		40
t_{PHL}			2.0			185		230
			4.5			37		46
			6.0			32		40
t_{PLH}	Low-level to high-level and high-level to low-level output propagation time (CKB - QD)		2.0			130		160
			4.5			26		33
			6.0			22		28
t_{PHL}	High-level to low-level output propagation time (R_o - QA, QB, QC, QD)		2.0			130		160
			4.5			26		33
			6.0			22		28
C_I	Input capacitance		2.0			165		210
			4.5			33		41
			6.0			28		35
C_{PD}	Power dissipation capacitance (Note 3)					10		10
						46		pF

Note 3 : C_{PD} is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per counter)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

DUAL 4-STAGE BINARY RIPPLE COUNTER WITH $\div 2$ AND $\div 5$ SECTIONS

TIMING REQUIREMENTS ($V_{CC} = 2\sim 6V$, $T_a = -40\sim +85^\circ C$)


Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			$V_{CC}(V)$	Min	Typ	Max	Min	Max
$t_{W(\bar{CK})}$	Clock pulse width		2.0	80			100	
			4.5	16			20	
			6.0	14			18	
$t_{W(R_D)}$	Direct reset pulse width		2.0	80			100	
			4.5	16			20	
			6.0	14			18	
t_{rec}	R_D recovery time with respect to \bar{CK}		2.0	50			65	
			4.5	10			13	
			6.0	9			11	

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): $t_r = 6\text{ns}$, $t_f = 6\text{ns}$
- (2) The capacitance C_L includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



**MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES**




6249827 MITSUBISHI {DGTL LOGIC}

91D 12849




D T-90-20

TYPE 14P4 14-PIN MOLDED PLASTIC DIP

Dimension in mm

**TYPE 16P4 16-PIN MOLDED PLASTIC DIP**

Dimension in mm





6249827 MITSUBISHI (DGTL LOGIC)

MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

91D 12850 D T-90-20



TYPE 20P4 20-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 24P4D 24-PIN MOLDED PLASTIC DIP

Dimension in mm





MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI {DGTL LOGIC}

91D 12851 D T-90.20



TYPE 14P2N 14PIN MOLDED PLASTIC SOP

Dimension in mm




TYPE 16P2N 16PIN MOLDED PLASTIC SOP

Dimension in mm




TYPE 20P2N 20PIN MOLDED PLASTIC SOP

Dimension in mm



TYPE 24P2 24PIN MOLDED PLASTIC SOP

Dimension in mm




6249827 MITSUBISHI {DGTL LOGIC}

91D 12853 D T90-20


TYPE 14P2P 14-PIN MOLDED PLASTIC SOP(JEDEC 150mil body)

Dimension in mm



TYPE 16P2P 16-PIN MOLDED PLASTIC SOP(JEDEC 150mil body)

Dimension in mm



PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12854 D T-90-20

TYPE 20P2V 20-PIN MOLDED PLASTIC SOP(JEDEC 300mil body)

