

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees



October 1987 Revised January 2004

MM74C373 • MM74C374 3-STATE Octal D-Type Latch • 3-STATE Octal D-Type Flip-Flop

General Description

The MM74C373 and MM74C374 are integrated, complementary MOS (CMOS), 8-bit storage elements with 3-STATE outputs. These outputs have been specially designed to drive high capacitive loads, such as one might find when driving a bus, and to have a fan out of 1 when driving standard TTL. When a high logic level is applied to the OUTPUT DISABLE input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The MM74C373 is an 8-bit latch. When LATCH ENABLE is high, the Q outputs will follow the D inputs. When LATCH ENABLE goes low, data at the D inputs, which meets the set-up and hold time requirements, will be retained at the outputs until LATCH ENABLE returns high again.

The MM74C374 is an 8-bit, D-type, positive-edge triggered flip-flop. Data at the D inputs, meeting the set-up and hold time requirements, is transferred to the Q outputs on positive-going transitions of the CLOCK input.

Both the MM74C373 and the MM74C374 are being assembled in 20-pin dual-in-line packages with 0.300" pin centers

Features

- Wide supply voltage range: 3V to 15V
- \blacksquare High noise immunity: 0.45 $\rm V_{CC}$ (typ.)
- Low power consumption
- TTL compatibility:
 - Fan out of 1driving standard TTL
- Bus driving capability
- 3-STATE outputs
- Eight storage elements in one package
- Single CLOCK/LATCH ENABLE and OUTPUT DIS-ABLE control inputs
- 20-pin dual-in-line package with 0.300" centers takes half the board space of a 24-pin package

Ordering Code:

Order Number	Package Number	Package Description
MM74C373M (Note 1)	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74C373N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74C374N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Note 1: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

© 2004 Fairchild Semiconductor Corporation

DS005906

Connection Diagrams

MM74C373

Top View

MM74C374

Top View

Truth Tables

MM74C373


Output Disable	ENABLE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q
Н	Х	Х	Hi-Z

MM74C374

Output Disable	Clock	D	Ø
L		Н	Н
L	~	L	L
L	L	Х	Q
L	Н	Х	Q
Н	Х	Х	Hi-Z

 ^{∠ =} LOW-to-HIGH logic level transition
 Q = Preexisting output level
 Hi-Z = High impedance output state

L = LOW logic level H = HIGH logic level X = Irrelevant



Absolute Maximum Ratings(Note 2)

Voltage at Any Pin $$-0.3\mbox{V}$ to \mbox{V}_{\mbox{CC}} + 0.3\mbox{V}$

Operating Temperature Range (T_A)

 $\begin{array}{ll} \text{MM74C373} & -55^{\circ}\text{C to } +125^{\circ}\text{C} \\ \text{Storage Temperature Range (T}_{\text{S}}) & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ \end{array}$

Power Dissipation

Dual-In-Line 700 mW Small Outline 500 mW

 $\begin{array}{ll} \text{Operating V}_{\text{CC}} \ \text{Range} & 3 \text{V to 15V} \\ \text{Absolute Maximum V}_{\text{CC}} & 18 \text{V} \end{array}$

Absolute Maximum V_{CC} Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise noted

CMOS TO CI	MOS Logical "1" Input Voltage	•	'			
V _{IN(1)}	Logical "1" Input Voltage					
	Logicai i input romago	V _{CC} = 5V	3.5			V
		V _{CC} = 10V	8.0			
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5V			1.5	٧
		V _{CC} = 10V			2.0	
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \mu A$	4.5			V
		$V_{CC} = 10V$, $I_{O} = -10 \mu A$	9.0			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = 10 \mu A$			0.5	V
		$V_{CC} = 10V$, $I_{O} = 10 \mu A$			1.0	V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ
l _{OZ}	3-STATE Leakage Current	V _{CC} = 15V, V _O = 15V		0.005	1.0	^
		$V_{CC} = 15V$, $V_{O} = 0V$	-1.0	-0.005		μА
Icc	Supply Current	V _{CC} = 15V		0.05	300	μΑ
CMOS/LPTT	L INTERFACE					
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 4.75V	V _{CC} - 1.5			V
	Logical "0" Input Voltage	V _{CC} = 4.75V			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 4.75V$, $I_{O} = -360 \mu A$	V _{CC} - 0.4			V
		$V_{CC} = 4.75V$, $I_{O} = -1.6$ mA	2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 4.75V$, $I_{O} = 1.6$ mA			0.4	V
OUTPUT DR	IVE (Short Circuit Current)					
I _{SOURCE}	Output Source Current	$V_{CC} = 5V$, $V_{OUT} = 0V$	-12	-24		mA
		$T_A = 25^{\circ}C$ (Note 3)				
I _{SOURCE}	Output Source Current	V _{CC} = 10V, V _{OUT} = 0V	-24	-48		mA
		T _A = 25°C (Note 3)				
I _{SINK}	Output Sink Current	V _{CC} = 5V, V _{OUT} = V _{CC}	6	12		mA
	(N-Channel)	$T_A = 25^{\circ}C$ (Note 3)				
I _{SINK}	Output Sink Current	V _{CC} = 10V, V _{OUT} = V _{CC}	24	48		mA
	(N-Channel)	$T_A = 25^{\circ}C$ (Note 3)				

Note 3: These are peak output current capabilities. Continuous output current is rated at 12 mA max.

MM74C373, T_A = 25°C, C_L = 50 pF, t_r = t_f = 20 ns, unless otherwise noted Symbol Min Тур Max Units Propagation Delay, $V_{CC} = 5V, C_L = 50 \text{ pF}$ 165 t_{pd0}, t_{pd1} LATCH ENABLE to Output $V_{CC} = 10V, C_L = 50 pF$ 70 140 ns $V_{CC} = 5V, C_L = 150 pF$ 195 390 $V_{CC} = 10V, C_L = 150 pF$ 85 170 LATCH ENABLE = V_{CC} t_{pd0}, t_{pd1} Propagation Delay Data $V_{CC} = 5V$, $C_L = 50 \text{ pF}$ In to Output 155 310 $V_{CC} = 10V$, $C_L = 50 pF$ 70 140 ns $V_{CC} = 5V, C_L = 150 pF$ 185 370 $V_{CC} = 10V, C_L = 150 pF$ 170 Minimum Set-Up Time Data In t_{SET-UP} $t_{HOLD} = 0 \text{ ns}$ to CLOCK/LATCH ENABLE $V_{CC} = 5V$ 70 140 ns V_{CC} = 10V 35 70 Maximum LATCH ENABLE $V_{CC} = 5V$ 3.5 6.7 f_{MAX} MHz $V_{CC} = 10V$ Frequency 4.5 9.0 Minimum LATCH ENABLE V_{CC} 5V t_{PWH} ns Pulse Width $V_{CC} = 10V$ Maximum LATCH ENABLE $V_{CC} = 5V$ NA $t_r, \, t_f$ μs V_{CC} = 10V Rise and Fall Time NA Propagation Delay OUTPUT $R_L = 10k, C_L = 5 pF$ t_{1H}, t_{0H} DISABLE to High Impedance $V_{CC} = 5V$ 105 210 ns State (from a Logic Level) $V_{CC} = 10V$ 60 120 $R_L = 10k, C_L = 50 pF$ Propagation Delay OUTPUT t_{H1} , t_{H0} DISABLE to Logic Level 105 210 $V_{CC} = 5V$ ns (from High Impedance State) $V_{CC} = 10V$ 45 $V_{CC} = 5V, C_L = 50 pF$ t_{THL}, t_{TLH} Transition Time 65 130 $V_{CC} = 10V$, $C_L = 50 pF$ 35 70

Power Dissipation Capacitance Note 4: AC Parameters are guaranteed by DC correlated testing.

AC Electrical Characteristics (Note 4)

Note 5: Capacitance is guaranteed by periodic testing.

Input Capacitance

Input Capacitance

Input Capacitance

Output Capacitance

 C_{LE}

 C_{IN}

C_{OUT}

 C_{PD}

Note 6: CPD determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note

 $V_{CC} = 5V, C_L = 150 pF$

LE Input (Note 5)

Input (Note 5)

High Impedance

State (Note 5) Per Package (Note 6)

OUTPUT DISABLE

 $V_{CC} = 10V, C_L = 150 pF$

Any Other Input (Note 5)

ns

рF

рF

рF

рF

рF

110

7.5

7.5

10

200

220

140

10

10

7.5

15

MM74C373 • MM74C374

AC Electrical Characteristics (Note 7)

MM74C374, $T_A = 25^{\circ}C$, $C_L = 50$ pF, $t_f = t_f = 20$ ns, unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd0} , t _{pd1}	Propagation Delay,	$V_{CC} = 5V, C_L = 50 pF$		150	300	
	CLOCK to Output	$V_{CC} = 10V, C_L = 50 pF$		65	130	ns
		$V_{CC} = 5V, C_L = 150 pF$		180	360	
		$V_{CC} = 10V, C_L = 150 pF$		80	160	
t _{SET-UP}	Minimum Set-Up Time Data In	t _{HOLD} = 0 ns				
	to CLOCK/LATCH ENABLE	$V_{CC} = 5V$		70	140	
		V _{CC} = 10V		35	70	ns
t _{PWH} , t _{PWL}	Minimum CLOCK Pulse Width	V _{CC} = 5V		70	140	no
		V _{CC} = 10V		50	100	ns
f _{MAX}	Maximum CLOCK Frequency	V _{CC} = 5V	3.5	7.0		N41.1-
		V _{CC} = 10V	5	10		MHz
t _{1H} , t _{0H}	Propagation Delay OUTPUT	$R_L = 10k, C_L = 50 pF$				
	DISABLE to High Impedance	$V_{CC} = 5V$		105	210	ns
	State (from a Logic Level)	V _{CC} = 10V		60	120	
t _{H1} , t _{H0}	Propagation Delay OUTPUT	$R_L = 10k, C_L = 50 pF$				
	DISABLE to Logic Level	$V_{CC} = 5V$		105	210	ns
	(from High Impedance State)	V _{CC} = 10V		45	90	
t _{THL} , t _{TLH}	Transition Time	$V_{CC} = 5V, C_L = 50 pF$		65	130	
		$V_{CC} = 10V, C_L = 50 pF$		35	70	ns
		$V_{CC} = 5V, C_L = 150 pF$		110	220	
		$V_{CC} = 10V, C_L = 150 pF$		70	140	
t _r , t _f	Maximum CLOCK Rise	V _{CC} = 5V	15	>2000		
	and Fall Time	V _{CC} = 10V	5	>2000		μs
C _{CLK}	Input Capacitance	CLOCK Input (Note 8)		7.5	10	pF
C _{OD}	Input Capacitance	OUTPUT DISABLE		7.5	10	pF
		Input (Note 8)				
C _{IN}	Input Capacitance	Any Other Input (Note 8)		5	7.5	pF
C _{OUT}	Output Capacitance	High Impedance		10	15	pF
		State (Note 8)				
C _{PD}	Power Dissipation Capacitance	Per Package (Note 9)		250		pF


Note 7: AC Parameters are guaranteed by DC correlated testing.

Note 8: Capacitance is guaranteed by periodic testing.


Note 9: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note AN-90.

Typical Performance Characteristics


MM74C373 Propagation Delay, LATCH ENABLE to Output vs Load Capacitance




MM74C373 Propagation Delay, Data In to Output vs Load Capacitance




MM74C373
Propagation Delay, CLOCK to Output
vs Load Capacitance




MM74C373, MM74C374 Change in Propagation Delay per pF of Load Capacitance (\Delta(PD/PF) vs Power Supply Voltage



MM74C373, MM74C374 Output Sink Current vs V_{OUT}




MM74C373, MM74C374 Source Current vs $V_{CC} - V_{OUT}$




Typical Applications


Data Bus Interfacing Element




Simple, Latching, Octal, LED Indicator Driver with Blanking for Use as Data Display, Bus Monitor, μP Front Panel Display, Etc.





3-STATE Test Circuits and Switching Time Waveforms























20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

Phone: 81-3-5817-1050

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

www.onsemi.com