

High Voltage Synchronous Rectified Buck MOSFET Driver for Notebook Computer

General Description

The RT9610A/B is a high frequency, dual MOSFET driver specifically designed to drive two power N-MOSFETS in a synchronous-rectified buck converter topology. It is especially suited for mobile computing applications that require high efficiency and excellent thermal performance. This driver, combined with Richtek's series of multi-phase Buck PWM controllers, provides a complete core voltage regulator solution for advanced microprocessors.

The drivers are capable of driving a 3nF load with fast rising/falling time and fast propagation delay. This device implements bootstrapping on the upper gates with only a single external capacitor. This reduces implementation complexity and allows the use of higher performance, cost effective, N-MOSFETs. Adaptive shoot through protection is integrated to prevent both MOSFETs from conducting simultaneously.

The RT9610A/B is available in WQFN-8L 3x3 and WDFN-8L 2x2 Packages.


Features

- Drives Two N-MOSFETs
- Adaptive Shoot-Through Protection
- 0.5Ω On-Resistance, 4A Sink Current Capability
- Supports High Switching Frequency
- Tri-State PWM Input for Power Stage Shutdown
- Output Disable Function
- Integrated Boost Switch
- Low Bias Supply Current
- VCC POR Feature Integrated
- Small 8-Lead WQFN and WDFN Packages
- RoHS Compliant and Halogen Free

Applications

- Core Voltage Supplies for Intel[®] / AMD[®] Mobile Microprocessors
- High Frequency Low Profile DC/DC Converters
- High Current Low Output Voltage DC/DC Converters
- High Input Voltage DC/DC Converters

Simplified Application Circuit





Ordering Information

RT9610A/B 🗖 🗖 Package Type QW: WQFN-8L 3x3 (W-Type) QW: WDFN-8L 2x2 (W-Type) Lead Plating System G: Green (Halogen Free and Pb Free) Z: ECO (Ecological Element with Halogen Free and Pb free) A: WQFN-8L 3x3

Note:


Richtek products are:

▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

B: WDFN-8L 2x2

▶ Suitable for use in SnPb or Pb-free soldering processes.

Pin Configurations



WDFN-8L 2x2 RT9610B

Marking Information






26=: Product Code YMDNN: Date Code

RT9610AZQW



26: Product Code YMDNN: Date Code

RT9610BGQW



RT9610BZQW




20: Product Code W : Date Code



Functional Pin Description

Pin No.		Din News	Die E westen		
WQFN-8L 3x3	WDFN 8L 2x2	Pin Name	Pin Function		
1	4	воот	Floating Bootstrap Supply Pin for Upper Gate Drive. Connect the bootstrap capacitor between this pin and the PHASE pin. The bootstrap capacitor provides the charge to turn on the upper MOSFET.		
2	5	PWM	Control Input for Driver. The PWM signal can enter three distinct states during operation. Connect this pin to the PWM output of the controller.		
3, 9 (Exposed Pad)	6, 9 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.		
4	7	LGATE	Lower Gate Drive Output. Connect to the gate of the low side power N-MOSFET.		
5	8	vcc	Input Supply Pin. Connect this pin to a 5V bias supply. Place a high quality bypass capacitor from this pin to GND.		
6	1	EN	Enable Pin. When low, both UGATE and LGATE are driven low and the normal operation is disabled.		
7	2	PHASE	Switch Node. Connect this pin to the source of the upper MOSFET and the drain of the lower MOSFET. This pin provides a return path for the upper gate driver.		
8	3	UGATE	Upper Gate Drive Output. Connect to the gate of high side power N-MOSFET.		

Function Block Diagram





Operation

POR (Power On Reset)

POR block detects the voltage at the VCC pin. When the VCC pin voltage is higher than POR rising threshold, the POR pin output voltage (POR output) is high. POR output is low when VCC is not higher than POR rising threshold. When the POR pin voltage is high, UGATE and LGATE can be controlled by PWM input voltage. If the POR pin voltage is low, both UGATE and LGATE will be pulled to low.

Tri-State Detect

When both POR output and EN pin voltages are high, UGATE and LGATE can be controlled by PWM input. There are three PWM input modes which are high, low, and shutdown state. If PWM input is within the shutdown window, both UGATE and LGATE outputs are low. When PWM input is higher than its rising threshold, UGATE is high and LGATE is low. When PWM input is lower than its falling threshold, UGATE is low and LGATE is high.

Control Logic

Control logic block detects whether high side MOSFET is turned off by monitoring (UGATE - PHASE) voltages below 1.1V or PHASE voltage below 2V. To prevent the overlap of the gate drives during the UGATE pulls low and the LGATE pulls high, low side MOSFET can be turned on only after high side MOSFET is effectively turned off.

Shoot-Through Protection

Shoot-through protection block implements the dead-time when both high side and low side MOSFETs are turned off. With shoot-through protection block, high side and low side MOSFETs are never turned on simultaneously. Thus, shoot-through between high side and low side MOSFETs is prevented.



Absolute Maximum Ratings (Note 1)	
Supply Voltage, VCC	
BOOT to PHASE	
PHASE to GND	
DC	
< 20ns	
UGATE to PHASE	
DC	
< 20ns	
LGATE to GND	
DC	
< 20ns	
• PWM, EN to GND	
 Power Dissipation, P_D @ T_A = 25°C 	
WQFN-8L 3x3	1.258W
WDFN-8L 2x2	0.833W
Package Thermal Resistance (Note 2)	
WQFN-8L 3x3, θ_{JA}	79.5°C/W
WQFN-8L 3x3, θ_{JC}	8°C/W
WDFN-8L 2x2, θ_{JA}	120°C/W
WDFN-8L 2x2, θ_{JC}	8.2°C/W
Junction Temperature	150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV

Recommended Operating Conditions (Note 4)

• Input Voltage, VIN	4.5V to 26V
• Control Voltage, VCC	4.5V to 5.5V
Ambient Temperature Range	
• Junction Temperature Range	

Electrical Characteristics

($V_{CC} = 5V$, $T_A = 25^{\circ}C$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit		
VCC Supply Current	VCC Supply Current							
Quiescent Current	IQ	PWM Pin Floating, V _{EN} = 3.3V		80		μΑ		
Shutdown Current	I _{SHDN}	$V_{EN} = 0V$, $PWM = 0V$, $V_{CC} = 5V$	-	0	5	μΑ		
	VPORH	VCC POR Rising		4.2	4.5	V		
VCC Power On Reset (POR)	V _{PORL}	VCC POR Falling	3.5	3.84		V		
	VPORHYS	Hysteresis		360		mV		

Copyright ©2013 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.




Internal BOOT Switch	Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Resistance Redot VCC to BOOT, 10mA									
PWM Input PWM Input Current IpWM IpWM	Internal Boost Switch On			VOCAL POOT 4011A					
Input Current Input Curr	Resistance		R _{BOOT}	VCC to BOOT, TOMA			80	(2	
Input Current Input Input Current Input Input Current Input Input Current Input Input Current Input Curr	PWM Input			1					
Input Current Input Curr				V _{PWM} = 5V		174			
PWM Tri-State Rising Threshold V _{PWMH} V _{CC} = 5V 3.5 3.8 4.1 V PWM Tri-State Falling Threshold V _{PWML} V _{CC} = 5V 0.7 1 1.3 V Tri-State Shutdown Hold-off Time t _{ShD_Tri} V _{CC} = 5V 100 175 250 ns EN Input EN Input Logic-High V _{ENL} V _{CC} = 5V 2 0.48 EN Input EN Input Logic-Low V _{ENL} V _{CC} = 5V 2 0.48 EN Input Logac-Low V _{ENL} V _{CC} = 5V 0 0.48 V Switching Time LogATEr V _{CC} = 5V 3nF Load 8 ns UGATE Fall Time LogATEr V _{CC} = 5V 3nF Load 8 ns LGATE Turn-Off Propagation Delay tpDLU V _{CC} = 5V 0utputs Unloaded 35 ns	Input Current		I _{PWM}			-174			
PVM Tri-State Falling Threshold VPWML VCC = 5V 0.7 1 1.3 V	PWM Tri-State Rising	Threshold	V _{PWMH}		3.5	3.8	4.1	V	
Tri-State Shutdown Hold-off Time t_SHD_Tri VCC = 5V	PWM Tri-State Falling	g Threshold	V _{PWML}	V _{CC} = 5V	0.7	1	1.3	V	
EN Input EN Input Voltage Logic-High VENH VCC = 5V 2 0.48 Switching Time tUGATER VCC = 5V 0.48 UGATE Rise Time tUGATER VCC = 5V, 3nF Load 8 ns LGATE Fall Time tLGATER VCC = 5V, 3nF Load 8 ns LGATE Rise Time tLGATER VCC = 5V, 3nF Load 8 ns LGATE Fall Time tLGATER VCC = 5V, 3nF Load 8 ns UGATE Turn-Off Propagation Delay tpDLU VCC = 5V, Outputs Unloaded 35 ns UGATE Turn-On Propagation Delay tpDHU VCC = 5V, Outputs Unloaded 20 ns UGATE Turn-On Propagation Delay tpTS VCC = 5V, Outputs Unloaded 20 ns UGATE Driver Source RUGATE Driver Source RUGATE Sr 100mA Source Current	Tri-State Shutdown F	lold-off Time			100	175	250	ns	
Switching Time	EN Input			1		<u> </u>	ı	<u> </u>	
Logic-Low VENL VCC = 5V 0.48		Logic-High	V _{ENH}	V _{CC} = 5V	2				
Switching Time UGATE Rise Time t _{UGATE} V _{CC} = 5V, 3nF Load	EN Input Voltage	Logic-Low	V _{ENL}	V _{CC} = 5V			0.48	V	
UGATE Fall Time t _{UGATEf} V _{CC} = 5V, 3nF Load	Switching Time			1 2 2					
UGATE Fall Time tugATEf V _{CC} = 5V, 3nF Load 8 ns LGATE Rise Time t _{LGATE} V _{CC} = 5V, 3nF Load 8 ns LGATE Fall Time t _{LGATE} V _{CC} = 5V, 3nF Load 4 ns UGATE Turn-Off Propagation Delay t _{PDLU} V _{CC} = 5V, Outputs Unloaded 35 ns UGATE Turn-Off Propagation Delay t _{PDHU} V _{CC} = 5V, Outputs Unloaded 20 ns UGATE Turn-On Propagation Delay t _{PDHU} V _{CC} = 5V, Outputs Unloaded 20 ns UGATE LGATE Tri-State Propagation Delay t _{PTS} V _{CC} = 5V, Outputs Unloaded 35 ns UGATE Driver Source Resistance R _{UGATES} 100mA Source Current 35 ns UGATE Driver Source Current I _{UGATES} V _{UGATE} - V _{PHASE} = 2.5V 2 A UGATE Driver Sink Current I _{UGATES} V _{UGATE} - V _{PHASE} = 2.5V	UGATE Rise Time		tugater	V _{CC} = 5V, 3nF Load		8		ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	UGATE Fall Time					8		ns	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	LGATE Rise Time			V _{CC} = 5V, 3nF Load		8		ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LGATE Fall Time		tLGATEf	V _{CC} = 5V, 3nF Load		4		ns	
Delay Food OS STANDARD A STANDARD	UGATE Turn-Off Pro	pagation		Voc 5V. Outputs Unloaded		35		ns	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Delay			VCC = 5V, Outputs Officaded					
DelayFDELCCC ST, Outputs Unloaded20UGATE Turn-On Propagation DelaytPDHLVCC = 5V, Outputs Unloaded20nsUGATE/LGATE Tri-State Propagation DelaytPTSVCC = 5V, Outputs Unloaded35nsOutputUGATE Driver Source ResistanceResistanceRUGATESr100mA Source Current1ΩUGATE Driver Source CurrentIUGATESrVUGATE - VPHASE = 2.5V2AUGATE Driver Sink ResistanceRUGATESk100mA Sink Current1ΩUGATE Driver Sink CurrentIUGATEskVUGATE - VPHASE = 2.5V2ALGATE Driver Sink CurrentIUGATEskVUGATE - VPHASE = 2.5V2ALGATE Driver Source ResistanceRLGATEsr100mA Source Current1ΩLGATE Driver Source CurrentILGATEsrVLGATE = 2.5V2ALGATE Driver Sink ResistanceRLGATEsrVLGATE = 2.5V2A	LGATE Turn-Off Prop	pagation	tonu	Vcc = 5V Outputs Unloaded		35		ns	
Delay IPDHU VCC = 5V, Outputs Unloaded	•		IPDLL	vec = ov, outpute erilled				- 1.0	
LGATE Turn-On Propagation Delay tPDHL VCC = 5V, Outputs Unloaded 20 ns UGATE/LGATE Tri-State Propagation Delay tPTS VCC = 5V, Outputs Unloaded 35 ns Output UGATE Driver Source Resistance RUGATEsr 100mA Source Current 1 Ω UGATE Driver Source Current IuGATEsr VUGATE - VPHASE = 2.5V 2 A UGATE Driver Sink Resistance RUGATEsk 100mA Sink Current 1 Ω UGATE Driver Source Resistance RLGATEsr 100mA Source Current 2 A LGATE Driver Source Current ILGATEsr VLGATE = 2.5V 2 A LGATE Driver Source Current ILGATEsr VLGATE = 2.5V 2 A LGATE Driver Sink Resistance RLGATEsk 100mA Sink Current 2 A LGATE Driver Sink Resistance RLGATEsk 100mA Sink Current 2 A		pagation	t _{PDHU}	V _{CC} = 5V, Outputs Unloaded		20		ns	
Delay $\frac{\text{tpDHL}}{\text{UGATE}/\text{LGATE Tri-State}} = \frac{20}{10000000000000000000000000000000000$	-								
UGATE/LGATE Tri-State Propagation Delay t_{PTS} $V_{CC} = 5V$, Outputs Unloaded35nsOutputUGATE Driver Source ResistanceRUGATESr100mA Source Current1ΩUGATE Driver Source Current $I_{UGATESr}$ $V_{UGATE} - V_{PHASE} = 2.5V$ 2AUGATE Driver Sink Resistance $R_{UGATESk}$ 100mA Sink Current1ΩUGATE Driver Sink Current $I_{UGATESk}$ $V_{UGATE} - V_{PHASE} = 2.5V$ 2ALGATE Driver Source Resistance $R_{LGATESr}$ 100mA Source Current1ΩLGATE Driver Source Current $I_{LGATESr}$ $V_{LGATE} = 2.5V$ 2ALGATE Driver Sink Resistance $R_{LGATESk}$ 100mA Sink Current0.5Ω	• =		t _{PDHL} V _{CC} = 5V, Outputs Unloaded			20		ns	
Propagation Delay tpts Vcc = 5V, Outputs Unloaded 35 ns Output UGATE Driver Source Resistance RUGATEST 100mA Source Current 1 Ω UGATE Driver Source Current IUGATEST VUGATE - VPHASE = 2.5V 2 A UGATE Driver Sink Resistance RUGATESK 100mA Sink Current 1 Ω LGATE Driver Source RLGATEST 100mA Source Current 1 Ω LGATE Driver Source Current ILGATEST VLGATE = 2.5V 2 A LGATE Driver Sink Resistance RLGATESK 100mA Sink Current 0.5 Ω		State							
Output UGATE Driver Source Resistance RUGATESr 100mA Source Current 1 Ω UGATE Driver Source Current IUGATESr VUGATE - VPHASE = 2.5V 2 A UGATE Driver Sink Resistance RUGATESk 100mA Sink Current 1 Ω UGATE Driver Sink Current IUGATESk VUGATE - VPHASE = 2.5V 2 A LGATE Driver Source RLGATEsr 100mA Source Current 1 Ω LGATE Driver Source Current ILGATEsr VLGATE = 2.5V 2 A LGATE Driver Sink Resistance RLGATEsk 100mA Sink Current 0.5 Ω		naic	tpts	V _{CC} = 5V, Outputs Unloaded		35		ns	
ResistanceRUGATEST100mA Source Current1 Ω UGATE Driver Source Current $I_{UGATEST}$ $V_{UGATE} - V_{PHASE} = 2.5V$ 2AUGATE Driver Sink Resistance $R_{UGATESk}$ $100mA$ Sink Current1 Ω UGATE Driver Sink Current $I_{UGATESk}$ $V_{UGATE} - V_{PHASE} = 2.5V$ 2ALGATE Driver Source $R_{LGATEST}$ $100mA$ Source Current1 Ω LGATE Driver Source Current $I_{LGATEST}$ $V_{LGATE} = 2.5V$ 2ALGATE Driver Sink Resistance $R_{LGATESk}$ $100mA$ Sink Current 0.5 Ω			l			1	<u>I</u>		
Resistance $I_{UGATESIT}$ $V_{UGATE} - V_{PHASE} = 2.5V$ 2 A UGATE Driver Sink Resistance $R_{UGATESK}$ $100mA$ Sink Current 1 Ω UGATE Driver Sink Current $I_{UGATESK}$ $V_{UGATE} - V_{PHASE} = 2.5V$ 2 A LGATE Driver Source Resistance $R_{LGATESIT}$ $100mA$ Source Current 1 Ω LGATE Driver Source Current $I_{LGATESIT}$ $V_{LGATE} = 2.5V$ 2 A LGATE Driver Sink Resistance $R_{LGATESK}$ $100mA$ Sink Current 0.5 Ω	<u> </u>		RUGATEsr					_	
UGATE Driver Sink Resistance $R_{UGATEsk}$ $100mA$ Sink Current 1 Ω UGATE Driver Sink Current $I_{UGATEsk}$ $V_{UGATE} - V_{PHASE} = 2.5V$ 2 A LGATE Driver Source Resistance $R_{LGATEsr}$ $100mA$ Source Current 1 Ω LGATE Driver Source Current $I_{LGATEsr}$ $V_{LGATE} = 2.5V$ 2 A LGATE Driver Sink Resistance $R_{LGATEsk}$ $100mA$ Sink Current 0.5 Ω				100mA Source Current		1		Ω	
UGATE Driver Sink Current $I_{UGATESk}$ $V_{UGATE} - V_{PHASE} = 2.5V$ 2 A LGATE Driver Source $R_{LGATESr}$ $100mA$ Source Current 1 Ω LGATE Driver Source Current $I_{LGATESr}$ $V_{LGATE} = 2.5V$ 2 A LGATE Driver Sink Resistance $R_{LGATESk}$ $100mA$ Sink Current 0.5 Ω	UGATE Driver Source Current		l _{UGATEsr}	V _{UGATE} – V _{PHASE} = 2.5V		2		Α	
LGATE Driver Source Resistance $R_{LGATEsr}$ 100mA Source Current1 Ω LGATE Driver Source Current $I_{LGATEsr}$ $V_{LGATE} = 2.5V$ 2ALGATE Driver Sink Resistance $R_{LGATEsk}$ 100mA Sink Current0.5 Ω	UGATE Driver Sink Resistance		RUGATEsk	100mA Sink Current		1		Ω	
LGATE Driver Source Resistance $R_{LGATEsr}$ 100mA Source Current1 Ω LGATE Driver Source Current $I_{LGATEsr}$ $V_{LGATE} = 2.5V$ 2ALGATE Driver Sink Resistance $R_{LGATEsk}$ 100mA Sink Current0.5 Ω	UGATE Driver Sink Current		lugatesk	V _{UGATE} – V _{PHASE} = 2.5V		2		Α	
Resistance LGATE Driver Source Current $I_{LGATEsr}$ $V_{LGATE} = 2.5V$ 2 A LGATE Driver Sink Resistance $R_{LGATEsk}$ 100mA Sink Current 0.5 Ω	LGATE Driver Source					,			
LGATE Driver Sink Resistance R _{LGATEsk} 100mA Sink Current 0.5 Ω	Resistance		KLGATEsr	100mA Source Current				Ω	
LGATE Driver Sink Resistance R _{LGATEsk} 100mA Sink Current 0.5 Ω	LGATE Driver Source Current		I _{LGATEsr}	V _{LGATE} = 2.5V		2		A	
	LGATE Driver Sink Resistance			100mA Sink Current		0.5		Ω	
			I _{LGATEsk}	V _{LGATE} = 2.5V		4		Α	




- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. θ_{JA} is measured at $T_A = 25^{\circ}C$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package.
- **Note 3.** Devices are ESD sensitive. Handling precaution recommended. The human body mode is a 100pF capacitor is charged through a $1.5k\Omega$ resistor into each pin.
- Note 4. The device is not guaranteed to function outside its operating conditions.



Typical Application Circuit





Timing Diagram








Typical Operating Characteristics

















Copyright © 2013 Richtek Technology Corporation. All rights reserved.











Application Information

Supply Voltage and Power On Reset

The RT9610A/B is designed to drive both high side and low side N-MOSFETs through an externally input PWM control signal. Connect 5V to VCC to power on the RT9610A/B. A minimum $1\mu F$ ceramic capacitor is recommended to bypass the supply voltage. Place the bypassing capacitor physically near the IC. The power on reset (POR) circuit monitors the supply voltage at the VCC pin. If VCC exceeds the POR rising threshold voltage, the controller resets and prepares for operation. UGATE and LGATE are held low before VCC is above the POR rising threshold.

Enable and Disable

The RT9610A/B includes an EN pin for sequence control. When the EN pin rises above the V_{ENH} trip point, the RT9610A/B begins a new initialization and follows the PWM command to control the UGATE and LGATE. When the EN pin falls below the V_{ENL} trip point, the RT9610A/B shuts down and keeps UGATE and LGATE low.

Three State PWM Input

After initialization, the PWM signal takes over the control. The rising PWM signal first forces the LGATE signal low and then allows the UGATE signal to go high right after a non-overlapping time to avoid shoot through current. In contrast, the falling PWM signal first forces UGATE to go low. When the UGATE or PHASE signal reach a predetermined low level, LGATE signal is then allowed to go high.

Non-overlap Control

To prevent the overlap of the gate drives during the UGATE pull low and the LGATE pull high, the non-overlap circuit monitors the voltages at the PHASE node and high side gate drive (UGATE-PHASE). When the PWM input signal goes low, UGATE begins to pull low (after propagation delay). Before LGATE can pull high, the non-overlap protection circuit ensures that the monitored (UGATE-PHASE) voltages have gone below 1.1V or phase voltage is below 2V. Once the monitored voltages fall below the threshold, LGATE begins to turn high. By waiting for the

voltages of the PHASE pin and high side gate drive to fall below their threshold, the non-overlap protection circuit ensures that UGATE is low before LGATE pulls high.

Also to prevent the overlap of the gate drives during LGATE pull low and UGATE pull high, the non-overlap circuit monitors the LGATE voltage. When LGATE go below 1.1V, UGATE is allowed to go high.

Driving Power MOSFETs

The DC input impedance of the power MOSFET is extremely high. The gate draws the current only for few nano-amperes. Thus once the gate has been driven up to "ON" level, the current could be negligible.

However, the capacitance at the gate to source terminal should be considered. It requires relatively large currents to drive the gate up and down rapidly. It is also required to switch drain current on and off with the required speed. The required gate drive currents are calculated as follows.




Figure 1. Equivalent Circuit and Associated Waveforms

Copyright ©2013 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

In Figure 1, the current Iq1 and Iq2 are required to move the gate up to 5V. The operation consists of charging C_{qd1}, C_{gd2} , C_{gs1} and C_{gs2} . C_{gs1} and C_{gs2} are the capacitors from gate to source of the high side and the low side power MOSFETs, respectively. In general data sheets, the C_{qs1} and Cgs2 are referred as "Ciss" which are the input capacitors. C_{qd1} and C_{qd2} are the capacitors from gate to drain of the high side and the low side power MOSFETs, respectively and referred to the data sheets as "Crss" the reverse transfer capacitance. For example, t_{r1} and t_{r2} are the rising time of the high side and the low side power MOSFETs respectively, the required current I_{gs1} and I_{gs2}, are shown as below:

$$I_{gs1} = C_{gs1} \frac{dV_{g1}}{dt} = \frac{C_{gs1} \times 5}{t_{r1}}$$
 (1)

$$I_{gs2} = C_{gs1} \frac{dV_{g2}}{dt} = \frac{C_{gs1} x 5}{t_{r2}}$$
 (2)

Before driving the gate of the high side MOSFET up to 5V, the low side MOSFET has to be off; and the high side MOSFET is turned off before the low side is turned on. From Figure 1, the body diode "D₂" had been turned on before high side MOSFETs turned on.

$$I_{gd1} = C_{gd1} \frac{dV}{dt} = C_{gd1} \frac{5}{t_{r1}}$$
 (3)

Before the low side MOSFET is turned on, the C_{ad2} have been charged to V_{IN}. Thus, as C_{gd2} reverses its polarity and g2 is charged up to 5V, the required current is:

$$I_{gd2} = C_{gd2} \frac{dV}{dt} = C_{gd2} \frac{Vi + 5}{t_{r2}}$$
 (4)

It is helpful to calculate these currents in a typical case. Assume a synchronous rectified buck converter, input voltage $V_{IN} = 12V$, $V_{g1} = V_{g2} = 5V$. The high side MOSFET is PHB83N03LT whose $C_{iss} = 1660pF$, $C_{rss} = 380pF$, and t_r = 14ns. The low side MOSFET is PHB95N03LT whose C_{iss} = 2200pF, C_{rss} = 500pF and t_r = 30ns, from the equation (1) and (2) we can obtain:

$$I_{gs1} = \frac{1660 \times 10^{-12} \times 5}{14 \times 10^{-9}} = 0.593 \quad (A)$$
 (5)

$$I_{gs2} = \frac{2200 \times 10^{-12} \times 5}{30 \times 10^{-9}} = 0.367 \quad (A)$$
 (6)

from equation. (3) and (4)

$$I_{gd1} = \frac{380 \times 10^{-12} \times 5}{14 \times 10^{-9}} = 0.136 \text{ (A)}$$

$$I_{gd2} = \frac{500 \times 10^{-12} \times (12+5)}{30 \times 10^{-9}} = 0.283 \text{ (A)}$$

the total current required from the gate driving source can be calculated as following equations:

$$I_{a1} = I_{as1} + I_{ad1} = (0.593 + 0.136) = 0.729$$
 (A) (9)

$$I_{q2} = I_{qs2} + I_{qd2} = (0.367 + 0.283) = 0.65$$
 (A) (10)

By a similar calculation, we can also get the sink current required from the turned off MOSFET.

Select the Bootstrap Capacitor

Figure 2 shows part of the bootstrap circuit of the RT9610A/B. The V_{CB} (the voltage difference between BOOT and PHASE on RT9610A/B) provides a voltage to the gate of the high side power MOSFET. This supply needs to be ensured that the MOSFET can be driven. For this, the capacitance C_B has to be selected properly. It is determined by following constraints.




Figure 2. Part of Bootstrap Circuit of RT9610A/B

In practice, a low value capacitor C_B will lead to the over charging that could damage the IC. Therefore, to minimize the risk of overcharging and to reduce the ripple on V_{CB}, the bootstrap capacitor should not be smaller than 0.1 µF, and the larger the better. In general design, using 1µF can provide better performance. At least one low ESR capacitor should be used to provide good local de-coupling. It is recommended to adopt a ceramic or tantalum capacitor.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where T_{J(MAX)} is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For WQFN-8L 3x3 packages, the thermal resistance, θ_{JA} , is 79.5°C/W on a standard JEDEC 51-7 four-layer thermal test board. For WDFN-8L 2x2 packages, the thermal resistance, θ_{JA} , is 120°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $T_A = 25^{\circ}C$ can be calculated by the following formula:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (79.5^{\circ}C/W) = 1.258W$ for WQFN-8L 3x3 package

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (120^{\circ}C/W) = 0.833W$ for WDFN-8L 2X2 package

The maximum power dissipation depends on the operating ambient temperature for fixed T_{J(MAX)} and thermal resistance, θ_{JA} . The derating curves in Figure 3 allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 3. Derating Curve of Maximum Power Dissipation

Layout Considerations

Figure 4 shows the schematic circuit of a synchronous buck converter to implement the RT9610A/B.





Figure 4. Synchronous Buck Converter Circuit


When layout the PCB, it should be very careful. The power circuit section is the most critical one. If not configured properly, it will generate a large amount of EMI. The junction of Q1, Q2, L2 should be very close.

Next, the trace from UGATE, and LGATE should also be short to decrease the noise of the driver output signals. PHASE signals from the junction of the power MOSFET, carrying the large gate drive current pulses, should be as heavy as the gate drive trace. The bypass capacitor C4 should be connected to GND directly. Furthermore, the bootstrap capacitors (C_B) should always be placed as close to the pins of the IC as possible.



Outline Dimension






Pin #1 ID and Tie Bar Mark Options

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Comple of	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.200	0.300	0.008	0.012	
D	2.900	3.100	0.114	0.122	
D2	1.050	1.150	0.041	0.045	
Е	2.900	3.100	0.114	0.122	
E2	1.050	1.150	0.041	0.045	
е	0.650		0.0)26	
L	0.550	0.650	0.022	0.026	

W-Type 8L QFN 3x3 Package





Note: The configuration of the Pin#1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.200	0.300	0.008	0.012	
D	1.950	2.050	0.077	0.081	
D2	1.000	1.250	0.039	0.049	
Е	1.950	2.050	0.077	0.081	
E2	0.400	0.650	0.016	0.026	
е	0.500		0.0)20	
L	0.300	0.400	0.012	0.016	

W-Type 8L DFN 2x2 Package

Richtek Technology Corporation

5F, No. 20, Taiyuen Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

DS9610A/B-05 September 2013