

GLF74130

Ultra-low Power, 4.5 A Power Mux Switch with Auto & Manual Input Selection

Product Specification

DESCRIPTION

The GLF74130 I_QSmartTM is an advanced technology fully integrated power path load switch with the ability to automatically select between two input sources depending on the input voltage level of each source. The power path switch is targeted for the data storage and mobile markets and is therefore available as a chip scale package utilizing 12 bumps in a 1.27 mm x 1.67 mm x 0.55 mm die size to deliver the highest performance lowest cost power path switch solution in the industry.

The GLF74130 has a built-in reverse current blocking protection. When both switches are at the off mode, the GLF74130 prevents the reverse current from a higher output voltage to the input side.

The EN pin can be used along with the SEL pin to control the switches of the GLF74130. By the combination of these two pins, one of input source selection modes is set among the automatic, VIN1, or VIN2 selection.

FEATURES

- Two-Input and Single-Output Power Multiplexer Switch
- Automatic and Manual Input Selection Modes
- Supply Voltage Range: 1.5 V to 5.5 V
- R_{ON}: 20 mΩ Typ at 5.5 V_{IN1} or V_{IN2}
- 4.5 A Continuous Output Current Capability Per Channel
- Ultra-Low Supply Current at Operation
 I_Q: 4 μA Typ at 5.5 V_{IN}
- Ultra-Low Stand-by Current
 - I_{SD} : 50 nA Typ at 5.5 V_{IN}
- Reverse Current Blocking when Disabled
- Smart Control Pins

 I_{EN} and I_{SEL} : 10 nA Typ at V_{EN} or $V_{SEL} > V_{IH}$ R_{EN} and R_{SEL}: 500 k Ω Typ

- Ambient Operating Temperature Range: -40 °C to 85 °C
- HBM: 6 kV, CDM: 2 kV


APPLICATIONS

Smart Devices

Rev. 1.1 May 2024

- Subsystem with Backup Power
- IoT Tracking System
- Communication / Network System

PACKAGE



1.27 mm x 1.67 mm x 0.55 mm, 0.4 mm pitch


DEVICE ORDERING INFORMATION

Part Number	Top Mark	R _{on} at 5.5 V _{in}	Output Current, I _{OUT}	Ultra-low l _Q at 5.5 V _{IN}	Output Discharge	Status
GLF74130	ВН	$20~\text{m}\Omega$	4.5 A	4 μΑ	NA	Released
GLF74131	TBD	20 mΩ	4.5 A	4 μΑ	70Ω	On request

VIN1

VOUT

APPLICATION DIAGRAM



FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

PIN CONFIGURATION

VIN1	VIN1	VIN1		VIN1	VIN1	VIN1
(A1)	(A2)	(A3)		(A3)	(A2)	(A1)
VOUT	VOUT	VÕUT		VOUT	VOUT	VOUT
(B1)	(B2)	(B3)		(B3)	(B2)	(B1)
VIN2	VIN2	VĮN2		VIN2	VIN2	VIN2
(C1)	(C2)	(C3)		(C3)	(C2)	(C1)
SEL	GND	ĒΝ		EN	GND	SEL
(D1)	(D2)	(D3)		(D3)	(D2)	(D1)
т	OP VIEW	· · · · · · · · · · · · · · · · · · ·	В	оттом у	IEW	

PIN DEFINITION

Pin#	Name	Description				
A1, A2, A3	VIN1	Switch Input 1 Supply Voltage				
B1, B2, B3	VOUT	Switch Output				
C1, C2, C3 VIN2 Switch Input 2 Supply Voltage		Switch Input 2 Supply Voltage				
D1	SEL	Input Source Selection. Do not leave the SEL pin floating.				
D2	GND	Ground				
D3 EN		Enable to control the switch. Do not leave the EN pin floating.				

Figure 2. 1.27mm x 1.67mm x 0.55mm WLCSP

ABSOLUTE MAXIMUM RATINGS

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions; extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Pa	Parameter			
$\begin{array}{c} V_{\text{IN1}},V_{\text{IN2}} \\ V_{\text{OUT}},V_{\text{EN}} \end{array}$	Each Pin Voltage Range to GND	-0.3	6	V	
1	Continuous Current		4.5	Α	
Іоит	Pulse, 100 us pulse and 2 % duty cyc	le		6.5	Α
P _D	Power Dissipation at T _A = 25 °C		1.2	W	
TJ	Maximum Junction Temperature		150	°C	
T _{STG}	Storage Junction Temperature		-65	150	°C
T _A	Ambient Operating Temperature Range	ge	-40	85	°C
θЈА	Thermal Resistance, Junction to Amb		85	°C/W	
ECD	Flacture static Dischause Comphility	±6		kV	
ESD	Electrostatic Discharge Capability	±2			

RECOMMENDED OPERATING CONDITIONS

	Symbol	Parameter	Min.	Max.	Unit
	$V_{\text{IN1}},V_{\text{IN2}}$	Supply Voltage	1.5	5.5	V
Ī	TA	Ambient Operating Temperature Range	-40	+85	°C

ELECTRICAL CHARACTERISTICS

 V_{IN1} = V_{IN2} = 1.5 V to 5.5 V and T_{A} = 25 °C. Unless otherwise noted

Symbol	Parameter	Conditions		Min	Тур	Max	Units
Basic Oper	ation					•	
l _{Q1} , l _{Q2}	Quiescent Current	$V_{\text{IN1}} = 5.5 \text{ V}, \ V_{\text{IN2}} < V_{\text{IN1}}, \ I_{\text{OUT}} = 0 \text{ mA}, \\ \text{EN} = 0 \text{ V}, \ \text{SEL} = \text{VIN1}, \ \text{VOUT} = \text{VIN1} \\ \text{or} \\ V_{\text{IN2}} = 5.5 \text{ V}, \ V_{\text{IN1}} < V_{\text{IN2}}, \ I_{\text{OUT}} = 0 \text{ mA}, \\ \text{EN} = \text{SEL} = \text{VIN2}, \ \text{VOUT} = \text{VIN2}$			4	6	μА
		As above, T _A = 85 °C ⁽¹⁾			4.7		
L. L.	Shutdown Current	V _{IN1,2} = 5.5 V, V _{OUT} = GND, EN = SEL = 0 V			50	200	nΛ
I_{SD1} , I_{SD2}	Shuldown Current	$V_{IN1,2} = 5.5 \text{ V}, V_{OUT} = \text{GND}, \text{EN} = \text{SEL} = 0 \text{ V}, T_A = 85 ^{\circ}\text{C}^{(1)}$			500		nA
		V or V = 5.5 V L = 500 mA	T _A = 25 °C		20	25	
		V_{IN1} or $V_{IN2} = 5.5 \text{ V } I_{OUT} = 500 \text{ mA}$	T _A = 85 °C ⁽¹⁾		24		
		V or V = 4.5 V L = 500 mA	T _A = 25 °C		23		
Б	On Besistance	V_{IN1} or $V_{IN2} = 4.5 \text{ V}$, $I_{OUT} = 500 \text{ mA}$	T _A = 85 °C ⁽¹⁾		26		0
Ron	On-Resistance	V V 20VI 500 A	T _A = 25 °C		27	32	mΩ
		V_{IN1} or $V_{IN2} = 3.3 \text{ V}$, $I_{OUT} = 500 \text{ mA}$	T _A = 85 °C ⁽¹⁾		32		
		V _{IN1} or V _{IN2} = 2.5 V, I _{OUT} = 300 mA	T _A = 25 °C		34		
		V _{IN1} or V _{IN2} = 1.5 V, I _{OUT} = 300 mA	T _A = 25 °C		60		
V _{IH}	EN and SEL Input Logic High Voltage	V _{IN1} or V _{IN2} = 1.5 V - 5.5 V		1.2			V
VIL	EN and SEL Input Logic Low Voltage	V _{IN1} or V _{IN2} = 1.5 V - 5.5 V	DPC		\mathcal{N}	0.4	V
I _{EN} , I _{SEL}	EN, SEL Current	EN or SEL Voltage > V _{IH} , Enabled			10		nA
R _{EN} , R _{SEL}	EN and SEL pull down resistance	EN or SEL Voltage < V _{IH} , Disabled			500		kΩ
I _{RVS}	Reverse Current (1)	V _{IN1} = V _{IN2} = 0 V, V _{OUT} = 5.5 V, EN =	SEL = 0 V		70		nA
R _{DSC}	Quick Output Discharge Resistance	V _{IN1} or V _{IN2} =5.5 V, I _{FORCE} = 10 mA, G	GLF74131	/	70		Ω
Switching (Characteristics (2)					•	
V _{TR}	Auto Input Selection Trigger ⁽¹⁾	V _{INX} – V _{INY} , In automatic selection m	ode		140		mV
t_{dON}	Turn-On Delay				580		μs
t _R	VOUT Rise Time				790		μs
TdHL	High-low Delay (1)				9		μs
TfHL	High-low Fall Time (1)				12		μs
Vdroop Voltage Droop (1)		$V_{IN1} = 5.0 \text{ V}, V_{IN2} = 3.3 \text{ V}$ $R_L = 150 \Omega, C_{OUT} = 10 \mu\text{F}$			40		mV
TdLH	Low-high Delay (1)	11 130 Ω, Οουτ - 10 με			10		μs
TrLH	Low-high Rise Time (1)				9		μs
td _{OFF}	Turn-Off Delay (1)				90		μs
t _F	VOUT Fall Time (1)				3.5		ms

Notes:

- 1. By design; characterized, not production tested.
- 2. $t_{ON} = t_{dON} + t_{R}$, $t_{OFF} = t_{dOFF} + t_{F}$

TIMING DIAGRAM AND TRUTH TABLE




Figure 3. Timing Diagram

SEL	EN	Function	VOUT
0	0	Both switches are off.	High-Z
0	1	Auto-Input selection. VOUT is connected to a higher input source automatically.	Higher voltage between VIN1 and VIN2
1	0	Only VIN1 is selected.	VIN1
1	1	Only VIN2 is selected.	VIN2

Table 1. Truth Table of Input Source Selection

TYPICAL PERFORMANCE CHARACTERISTICS

Both VIN1 and VIN2 switches are identical.




Figure 4. On-Resistance vs. Temperature





Figure 5. Quiescent Current vs. Supply Voltage







Figure 6. Quiescent Current vs. Temperature

Figure 7. Shutdown Current vs. Supply Voltage







Figure 8. Shutdown Current vs. Temperature

Figure 9. EN and SEL Input Logic High Threshold Vs. Temperature






Figure 10. EN and SEL Input Logic Low Threshold Vs. Temperature

Figure 11. Safe Operating Area.




Figure 12. Turn-On Response $V_{\text{IN1}}\text{=}5.0~V,~C_{\text{IN}}\text{=}10~\mu\text{F},~C_{\text{OUT}}\text{=}10~\mu\text{F},~R_{\text{L}}\text{=}150~\Omega$




Figure 13. Turn-Off Response $V_{\text{IN1}}\text{=-}5.0 \text{ V, } C_{\text{IN}}\text{=-}10 \text{ } \mu\text{F, } C_{\text{OUT}}\text{=-}10 \text{ } \mu\text{F, } R_{\text{L}}\text{=-}150 \text{ } \Omega$




Figure 14. V_{OUT} Switchover from 5 V to 3.3 V V_{IN1}=5.0 V, V_{IN2}=3.3 V C_{IN}=10 μ F, C_{OUT}=10 μ F, R_L=150 Ω




Figure 15. V_{OUT} Switchover 3.3 V to 5 V V_{IN1} =5.0 V, V_{IN2} =3.3 V C_{IN} =10 $\mu F,~C_{OUT}$ =10 $\mu F,~R_L$ =150 Ω




Figure 16. Reverse Current Blocking When Disabled $V_{IN1}{=}V_{IN2}{=}0~V,~V_{OUT}{=}0~V~to~4.5~V~C_{IN}{=}10~\mu F,~C_{OUT}{=}10~\mu F,~EN{=}SEL{=}0~V$

APPLICATION INFORMATION

The GLF74130 is a fully integrated 4.5 A power mux with a fixed slew rate control to limit the inrush current during turn on in the input voltage range from 1.5 V to 5.5 V. Each device has very low on-resistance to reduce conduction loss. In the off state, these devices consume very low leakage current to avoid unwanted standby current and save limited input power supply. The package is 1.27 mm x 1.67 mm x 0.55 mm wafer level chip scale package saving space in compact applications and it has 12 bumps, 0.4 mm pitch for manufacturing availability.

Smart EN and SEL Control Pin

With a control voltage less than the V_{IH} for EN or SEL pin, the internal pull-down resistance (R_{EN} or R_{SEL} = 500 k Ω Typ.) is used to keep control pins from floating and ensure a reliable off state. When a voltage higher than the V_{IH} is applied to EN and SEL pin, the 500 k Ω pull-down resistor will be completely disconnected save unnecessary power consumption and enable the pin function.

Input Source Selection

According to the state of SEL and EN pins, the GLF74130 offers the automatic as well as the manual selection mode. In each mode, the VOUT connects to one input source. Do not leave both SEL and EN pins floating.

SEL	EN	Function	VOUT
0	0	Both switches are off.	High-Z
0	1	Auto-Input selection. VOUT is connected to a higher input source automatically.	Higher voltage between VIN1 and VIN2
1	0	Only VIN1 is selected.	VIN1
1	1	Only VIN2 is selected.	VIN2

Notes: The internal Vcc should be connected to the higher voltage between VIN1 and VIN2.

Input Capacitor

A capacitor is recommended to be placed close to the V_{IN} pin to reduce the voltage drop on the input power rail caused by transient inrush current at start-up. A higher input capacitor value can be used to further attenuate the input voltage drop.

Output Capacitor

An output capacitor is recommended to mitigate voltage undershoot on the output pin the moment when the switch is turned off. Undershoot can be caused by parasitic inductance from board traces or intentional load inductances. If load inductances do exist, use of an output capacitor can improve output voltage stability and system reliability. The Cout capacitor should be placed close to the VOUT and GND pins.


Reverse Current Blocking


The GLF74130 also prevents the reverse current from the output voltage when both switches are turned off at EN = SEL = 0 V.


Board Layout

All traces should be as short as possible to minimize parasitic inductance effect. Wide traces for VIN, VOUT, and GND will help reduce signal degradation and parasitic effects during dynamic operations as well as improve the thermal performance at high load current.

PACKAGE OUTLINE







Dimensional Ref. REF. Min Nom. Max. 0.500 0.550 0.600 Α A1 0.175 0.200 0.225 A2 0.300 0.325 0.350 **A3** 0.020 0.025 0.030 D 1.655 1.670 1.685 E 1.255 1.270 1.285 D1 1.150 1.200 1.250 E1 0.750 0.800 0.850 Ь 0.215 0.265 0.315 е 0.400 BSC SD 0.200 BSC SE 0.000 BSC Tol. of Form&Position

0.10

0.10

0.05


0.05

aaa

bbb ccc

ddd

Recommended Footprint




Notes


- 1. ALL DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGRESS)
- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1994.
- 3. A3: BACKSIDE LAMINATION

TAPE AND REEL INFORMATION


REEL DIMENSIONS


QUADRANT ASSIGNMENTS PIN 1 ORIENTATION TAPE





TAPE DIMENSIONS





Device	Package	Pins	SPQ	Reel Diameter (mm)	Reel Width W1	A 0	В0	K0	P	w	Pin1
GLF74130	WLCSP	12	3000	180	9	1.38	1.78	0.78	4	8	Q1
GLF74131	WLCSP	12	3000	180	9	1.38	1.78	0.78	4	8	Q1

Remark:

- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- C0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P: Pitch between successive cavity centers

SPECIFICATION DEFINITIONS

Document Type	Meaning	Product Status
Target Specification	This is a target specification intended to support exploration and discussion of critical needs for a proposed or target device. Parameters including the typical, minimum, and maximum values are desired, or target. GLF reserves the right to change contents at any time without warning or notification. A target specification will not guarantee the future production of the device.	Design / Development
Preliminary Specification	This is a draft version of a product specification which is under internal review and subject to change. GLF reserves the right to change the specification at any time without warning or notification. A preliminary specification will not guarantee the future production of the device.	Qualification
Product Specification	This document represents the characteristics of the device.	Production

DISCLAIMERS

Information in this document is believed to be accurate and reliable, however GLF assumes no liability for errors or omissions. Device performance may be impacted by testing methods and application use cases. Users are responsible to independently evaluate the applicability, usability, and suitability of GLF devices in their application. In no case will GLF be liable for incidental, indirect, or consequential damages associated with the use, mis-use, or sale of its product. Customers are wholly responsible to assure GLF devices meet their system level and end product requirements. GLF retains the right to change the information provided in this data sheet without notice.