

Description

The SXJ50N65T protects sensitive semiconductor components from damage or upset due to electrostatic discharge (ESD) and other voltage induced transient events. They feature large cross-sectional area junctions for conducting high transient currents, offer desirable electrical characteristics for board level protection, such as fast response time, low operating voltage. It gives designer the flexibility to protect one bi-directional line in applications where arrays are not practical.

General Features

$V_{DS} = 650V$ (Type: 740V) $IDM = 50A$

$R_{DS(ON)} < 190m\Omega$ @ $V_{GS}=10V$

Application

Uninterruptible Power Supply(UPS)

Power Factor Correction (PFC)



Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Value	Unit
VDSS	Drain-Source Voltage ($V_{GS} = 0V$)	650	V
ID	Continuous Drain Current	21	A
IDM	Pulsed Drain Current (note1)	50	A
VGS	Gate-Source Voltage	± 30	V
EAS	Single Pulse Avalanche Energy (note2)	500	mJ
P _D	Power Dissipation ($T_c = 25^\circ C$)	151	W
T _J , T _{Stg}	Operating Junction and Storage Temperature Range	-55~+150	°C
R _{thJC}	Thermal Resistance, Junction-to-Case	0.82	°C/W
R _{thJA}	Thermal Resistance, Junction-to-Ambient	62	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
BVDSS	Drain to source breakdown voltage	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	650	740	--	V
$\Delta B V_{DSS} / \Delta T_J$	Breakdown voltage temperature coefficient	$I_D=250\mu\text{A}$, referenced to 25°C	--	0.7	--	$\text{V}/^\circ\text{C}$
IDSS	Drain to source leakage current	$V_{DS}=650\text{V}$, $V_{GS}=0\text{V}$	--	--	1	μA
		$V_{DS}=520\text{V}$, $T_C=125^\circ\text{C}$	--	--	50	μA
IGSS	Gate to source leakage current, forward	$V_{GS}=30\text{V}$, $V_{DS}=0\text{V}$	--	--	100	nA
	Gate to source leakage current, reverse	$V_{GS}=-30\text{V}$, $V_{DS}=0\text{V}$	--	--	-100	nA
VGS(TH)	Gate threshold voltage	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	2.5	3.3	4.5	V
RDS(ON)	Drain to source on state resistance	$V_{GS}=10\text{V}$, $I_D = 3.2\text{A}$	--	150	190	$\text{m}\Omega$
Ciss	Input capacitance	$V_{GS}=0\text{V}$, $V_{DS}=100\text{V}$, $f=1\text{MHz}$	--	1510	--	pF
Coss	Output capacitance		--	65	--	
Crss	Reverse transfer capacitance		--	2.4	--	
td(on)	Turn on delay time	$V_{DS}=400\text{V}$, $I_D=13\text{A}$, $R_G=4.7\Omega$, $V_{GS}=13\text{V}$	--	10	--	ns
tr	Rising time		--	19.8	--	
td(off)	Turn off delay time		--	45.4	--	
tr	Fall time		--	41.4	--	
Qg	Total gate charge	$V_{DS}=480\text{V}$, $V_{GS}=10\text{V}$, $I_D=11\text{A}$	--	7.27	--	nC
Qgs	Gate-source charge		--	17.4	--	
Qgd	Gate-drain charge		--	43.9	--	
IS	Continuous source current	Integral reverse p-n Junction diode in the MOSFET	--	--	21	A
ISM	Pulsed source current		--	--	63	A
VSD	Diode forward voltage drop.	$I_S=7.3\text{A}$, $V_{GS}=0\text{V}$	--	0.812	1.5	V
Tr	Reverse recovery time	$I_S=11\text{A}$, $V_{GS}=0\text{V}$, $V_{DD}=400\text{V}$, $dI_F/dt=100\text{A/us}$,	--	288	--	ns
			--	3.66	--	uC
Qrr	Reverse recovery Charge					

Note :

- 1、The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2、The EAS data shows Max. rating . L=0.5mH, IAS =7A, VDD =50V, RG=25Ω
- 3、The test condition is Pulse Test: ISD ≤ ID, di/dt = 100A/us, VDD≤ BVDSS, Starting at $T_J =25^\circ\text{C}$
- 4、The power dissipation is limited by 150°C junction temperature
- 5、The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.

Typical Characteristics




Figure1: Power dissipation (Non FullPAK)




Figure2: Power dissipation (FullPAK)




Figure3: Power dissipation
 $p_{tot}=f(T_C)$




Figure4:Max. transient thermal impedance
 $z_{th,JC}=f(t_p); \text{parameter: } D=tT$




Figure5: Max. transient thermal impedance
 $z_{inC}=f(t_p); \text{parameter: } D=tp/T$




Figure6: Max. transient thermal impedance
 $z_{inJ}=f(t_o); \text{parameter: } D=t_p T$

Typical Characteristics




Figure 7: Safe operating area (Non FullPAK)
 $I_o=f(v_{os}); T=25^\circ C; D=0$; parameter: t,




Figure 8 : Safe operating area (Non FullPAK)
 $I_o=f(v_{os}); T=25^\circ C; D=0$; parameter: t,




Figure9 : TSafe operating area (FullPAK-TO220A)
 $ROS(on)=f(I_o); T=25^\circ C$; parameter: ves




Figure 10: Typ. output characteristics
 $ROS(on)=f(T); I_o=3.2A; vas=10V$




Figure 11: Typ. output characteristics
 $I_o=f(v_{os}); T=125^\circ C$; parameter: ves





Figure 12: Type. gate charge
 $ROS(on)=f(I_o); T=25^\circ C$; parameter: v_{os}

Package Mechanical Data- TO-263-3L



Dim.	Min.	Max.
A	10.0	10.5
B	7.25	7.75
C	1.3	1.5
D	0.55	0.75
E	5.0	6.0
F	1.4	1.6
G	0.75	0.95
H	1.15	1.35
I	Typ 2.54	
J	8.4	8.6
K	4.4	4.6
L	1.25	1.45
M	0.02	0.1
N	2.4	2.8
O	0.35	0.45

All Dimensions in millimeter

Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
TAPING	TO-263-3L		800