

High Efficiency, 1MHz, 3A Synchronous Step Down Regulator

General Description

The SY80063 is a high efficiency 1MHz synchronous step down DC/DC regulator, which is capable of delivering up to 3A output current. It can operate over a wide input voltage range from 2.5V to 5.5V and integrate main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

The SY80063 integrates reliable latch off function when output over voltage, output short or thermal shutdown happens.

The low output voltage ripple, the small external inductor and the capacitor sizes are achieved with 1MHz switching frequency.

Ordering Information

SY80063 □ (□ □) □
 □ Temperature Code
 □ Package Code
 □ Optional Spec Code

Ordering Number	Package type	Note
SY80063ABC	SOT23-6	--

Features

- 2.5V to 5.5V Input Voltage Range
- 55μA Low Quiescent Current
- Low $R_{DS(ON)}$ for Internal Switches (Top/Bottom): 85mΩ / 60mΩ
- High Switching Frequency 1MHz Minimizes the External Components
- Internal Soft-start Limits the Inrush Current
- 100% Dropout Operation
- Power Good Indicator
- Reliable Latch off Function When:
 - Output Under Voltage
 - Thermal Shutdown
 - Output Voltage > 120% of Regulated Voltage
- Output Auto Discharge Function
- RoHS Compliant and Halogen Free
- Compact Package: SOT23-6

Applications

- Set Top Box
- USB Dongle
- Media Player
- Smart Phone

Typical Application




Figure1. Schematic Diagram

Inductor and C_{OUT} Selection Table

V_{OUT} [V]	L [μH]	C_{OUT} [μF]			
		10	22	32	44
1.2	1.0		✓	☆	✓
	1.5		✓	✓	✓
1.8/3.3	1.0		☆	✓	✓
	1.5		✓	✓	✓

Note: '☆' means recommended for most applications.





Figure2. Efficiency vs. Output Current

Pin out (Top View)



(SOT23-6)

Top Mark: T6xyz (device code: T6, x=year code, y=week code, z= lot number code)

Pin Name	Pin Number	Pin Description
EN	1	Enable control. Pull high to turn on. Do not leave it floating.
GND	2	Ground pin.
LX	3	Inductor pin. Connect this pin to the switching node of the inductor.
IN	4	Input pin. Decouple this pin to the GND pin with at least a 10μF ceramic capacitor.
PG	5	Power good indicator (Open drain output). Low if the output < 90% of regulation voltage or >120% regulation voltage; High otherwise. Connect a pull-up resistor to the input.
FB	6	Output feedback pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: $V_{OUT}=0.6 \times (1+R_H/R_L)$.

Block Diagram




Figure3. Block Diagram

Absolute Maximum Ratings (Note 1)

Supply Input Voltage-----	-0.3V to 6.0V
FB, EN, PG Voltage-----	-0.3V to $V_{IN} + 0.6V$
LX Voltage-----	-0.3V ^{(*)1} to 6.0V ^{(*)2}
Power Dissipation, P_D @ $T_A = 25\text{ }^{\circ}\text{C}$ -----	1.1W
Package Thermal Resistance (Note 2)	
θ_{JA} -----	90 $^{\circ}\text{C/W}$
θ_{JC} -----	27 $^{\circ}\text{C/W}$
Junction Temperature Range -----	-40 $^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$
Lead Temperature (Soldering, 10 sec.) -----	260 $^{\circ}\text{C}$
Storage Temperature Range -----	-65 $^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$
^{(*)1} LX Voltage Tested Down to -3V <20ns	
^{(*)2} LX Voltage Tested Up to +7V <20ns	

Recommended Operating Conditions (Note 3)

Supply Input Voltage -----	2.5V to 5.5V
Junction Temperature Range -----	-40 $^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$
Ambient Temperature Range -----	-40 $^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$

Electrical Characteristics

($V_{IN} = 5V$, $V_{OUT} = 1.8V$, $L = 1.0\mu H$, $C_{OUT} = 22\mu F$, $T_A = 25^\circ C$, unless otherwise specified)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	V_{IN}		2.5		5.5	V
Input UVLO Threshold	V_{UVLO}			2.45	2.5	V
Input UVLO Hysteresis	V_{YST}			150		mV
Quiescent Current	I_Q	$V_{FB} = 105\% \times V_{REF}$		55		μA
Shutdown Current	I_{SHDN}	$V_{EN} = 0V$		0.1	1	μA
Feedback Reference Voltage	V_{REF}	$I_{OUT} = 0.5A$, CCM	0.591	0.6	0.609	V
LX Node Discharge Resistance	R_{DIS}			50		Ω
Top FET R_{ON}	$R_{DS(ON)1}$			85		$m\Omega$
Bottom FET R_{ON}	$R_{DS(ON)2}$			60		$m\Omega$
EN Input Voltage High	$V_{EN,H}$		1.2			V
EN Input Voltage Low	$V_{EN,L}$				0.4	V
PG Threshold for Under Voltage Detection	$V_{PG,UVDP}$			90		%
PG Low Delay Time for Under Voltage Detection	$t_{UVP,DLY}$			10		μs
PG Threshold for Over Voltage Detection	$V_{PG,OVP}$			120		%
PG Low Delay Time for Over Voltage Detection	$t_{OVP,DLY}$			20		μs
Min ON Time	$t_{ON,MIN}$			50		ns
Maximum Duty Cycle	D_{MAX}		100			%
Turn on Delay Time	$t_{ON,DLY}$	from EN high to LX start switching		0.5		ms
Soft-start Time	t_{SS}	V_{OUT} from 0% to 100%		1		ms
Switching Frequency	f_{SW}	$I_{OUT} = 0.5A$, CCM		1.0		MHz
Top FET Current Limit	$I_{LMT, TOP}$		3.7			A
Output Under Voltage Protection Threshold	V_{UVP}			50		% V_{REF}
Output UVP Delay	$t_{UVP,DLY}$			5		μs
Thermal Shutdown Temperature	T_{SD}			160		$^\circ C$

Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Note 2: θ_{JA} of SY80063ABC is measured in the natural convection at $T_A = 25^\circ C$ on a 2-oz two-layer Silergy evaluation board. Pin3 is the case position for θ_{JC} measurement.

Note 3: The device is not guaranteed to function outside its operating conditions.


SOT23-6 Package Outline & PCB Layout Design




Top View



Side View



Side View




Recommended Pad Layout


Notes: All dimension in millimeter and exclude mold flash & metal burr.

Taping & Reel Specification

1. Taping orientation for package



2. Carrier Tape & Reel specification for packages



Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
SOT23-6	8	4	7"	280	160	3000

3. Others: NA