

Freescale Semiconductor, Inc.

Document number: K21P121M50SF4V2 Data Sheet: Technical Data Rev 6, 04/2014

# Kinetis K21D Sub-Family Data Sheet


#### 50 MHz ARM® Cortex®-M4-based Microcontroller

The K21 product family members are optimized for cost-sensitive applications requiring low-power, USB connectivity, processing efficiency and the need for extensive tamper protection, such as Electronic Point of Sales. This device shares the comprehensive enablement and scalability of the Kinetis family.

#### This product offers:

- Up to 512 KB of flash memory with up to 64 KB of SRAM
- · Drylce Tamper Detection with active/passive pin, temperature, clock, supply voltage monitoring
- Run power consumption down to 189 µA/MHz and Static power consumption down to 3.1 µA with full state retention and 6 µs wakeup. Lowest Static mode down to 359 nA
- USB LS/FS OTG 2.0 with embedded 3.3 V, 120 mA LDO voltage regulator

### MK21DX128AVMC5 MK21DX256AVMC5 MK21DN512AVMC5



#### **Performance**

 Up to 50 MHz ARM® Cortex®-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz

#### Memories and memory interfaces

- · Up to 512 KB of program flash
- Up to 64 KB RAM
- 64 KB FlexNVM and 4 KB FlexRAM on FlexMemory

#### System peripherals

- Multiple low-power modes
- 16-channel DMA controller
- · External watchdog monitor
- · Software watchdog

#### Clocks

- 32 kHz and 3-32 MHz crystal oscillator
- · Multipurpose clock generator

#### Security and integrity modules

- · Hardware CRC module
- · Tamper detect and secure storage
- Hardware random-number generator
- · Hardware encryption supporting DES, 3DES, AES, MD5, SHA-1, and SHA-256 algorithms
- 128-bit unique identification (ID) number per chip

#### **Communication interfaces**

- USB full-/low-speed On-the-Go controller
- USB Device Charger detect (USBDCD)
- · Two SPI modules
- Two I2C modules
- Four UART modules
- · I2S module

#### **Timers**

- 8-channel motor control/general purpose/PWM
- Two 2-channel general purpose timers
- 32-bit PITs and 16-bit low-power timer
- · Carrier modulator transmitter
- · Real-time clock
- · Programmable delay block

#### **Analog modules**

- 16-bit SAR ADC
- Two analog comparators (CMP)
- 12-bit DAC
- · Voltage reference

#### **Operating Characteristics**

- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V
- Temperature range (ambient): -40 to 105°C

freescale

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products. © 2013–2014 Freescale Semiconductor, Inc. All rights reserved.



### Ordering Information <sup>1</sup>

Part Number	Mer	Maximum number of I\O's	
	Flash (KB)	SRAM (KB)	
MK21DX128AVMC5	128 KB	32	64
MK21DX256AVMC5	256 KB	32	64
MK21DN512AVMC5	512 KB	64	64

1. To confirm current availability of ordererable part numbers, go to <a href="http://www.freescale.com">http://www.freescale.com</a> and perform a part number search.

#### **Related Resources**

Туре	Description	Resource
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.	K20PB <sup>1</sup>
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	K21P121M50SF4V2RM <sup>1</sup>
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	K21P121M50SF4V2 <sup>1</sup>
Package drawing	Package dimensions are provided in package drawings.	• MAPBGA 121-pin: 98ASA00344D <sup>1</sup>

1. To find the associated resource, go to http://www.freescale.com and perform a search using this term.



#### **Kinetis K21D Family** ARM® Cortex™-M4 Memories and Memory Interfaces System Clocks Core Internal Program Phaseand external **RAM** flash locked loop watchdogs Debug Frequency-DSP **DMA** FlexMemory locked loop interfaces Serial programming Low/high Low-leakage Interrupt frequency oscillators controller wakeup interface Internal reference clocks Human-Machine Communication Interfaces Security Analog **Timers** and Integrity Interface (HMI) 16-bit ADC **GPIO**




Figure 1. K21D block diagram



# **Table of Contents**

1	Rati	ngs		5
	1.1	Therm	nal handling ratings	5
	1.2	Moistu	re handling ratings	5
	1.3	ESD h	nandling ratings	5
	1.4	Voltag	e and current operating ratings	5
2	Ger	eral		6
	2.1	AC ele	ectrical characteristics	6
	2.2	Nonsv	vitching electrical specifications	6
		2.2.1	Voltage and current operating requirements	6
		2.2.2	LVD and POR operating requirements	7
		2.2.3	Voltage and current operating behaviors	8
		2.2.4	Power mode transition operating behaviors	9
		2.2.5	Power consumption operating behaviors	10
		2.2.6	EMC radiated emissions operating behaviors	14
		2.2.7	Designing with radiated emissions in mind	15
		2.2.8	Capacitance attributes	15
	2.3	Switch	ning specifications	15
		2.3.1	Device clock specifications	15
		2.3.2	General switching specifications	16
	2.4	Therm	nal specifications	
		2.4.1	Thermal operating requirements	
		2.4.2	Thermal attributes	17
3		•	operating requirements and behaviors	
	3.1	Core r	modules	19
		3.1.1	JTAG electricals	
	3.2	Syster	n modules	22
	3.3	Clock	modules	22
		3.3.1	MCG specifications	22
		3.3.2	Oscillator electrical specifications	24
		3.3.3	32 kHz oscillator electrical characteristics	26
	3.4	Memo	ries and memory interfaces	27
		3.4.1	Flash electrical specifications	27
		3.4.2	EzPort switching specifications	30
	3.5	Securi	ity and integrity modules	
		3.5.1	Drylce Tamper Electrical Specifications	31
	3.6	Analog	g	31
		3.6.1	ADC electrical specifications	31
		3.6.2	CMP and 6-bit DAC electrical specifications	
		3.6.3	12-bit DAC electrical characteristics	38

		3.6.4	Voltage reference electrical specifications	. 41
	3.7	Timers		.42
	3.8	Comm	unication interfaces	. 42
		3.8.1	USB electrical specifications	. 42
		3.8.2	USB DCD electrical specifications	43
		3.8.3	VREG electrical specifications	43
		3.8.4	DSPI switching specifications (limited voltage	
			range)	. 44
		3.8.5	DSPI switching specifications (full voltage	
			range)	. 45
		3.8.6	I2C switching specifications	47
		3.8.7	UART switching specifications	. 47
		3.8.8	I2S switching specifications	.48
4	Dim	ensions		. 51
	4.1	Obtaini	ing package dimensions	. 51
5	Pino	out		.52
	5.1	K21 Si	gnal Multiplexing and Pin Assignments	52
	5.2	K21 Pi	nouts	. 56
6	Ord	ering pa	ırts	. 57
	6.1	Determ	nining valid orderable parts	57
7	Part	identific	cation	58
	7.1	Descrip	otion	58
	7.2	Format		. 58
	7.3	Fields		. 58
	7.4	Examp	le	59
	7.5	Small p	package marking	. 59
8	Terr	minolog	y and guidelines	. <mark>60</mark>
	8.1	Definiti	on: Operating requirement	.60
	8.2	Definiti	on: Operating behavior	. 61
	8.3	Definiti	on: Attribute	. 61
	8.4	Definiti	on: Rating	. 61
	8.5	Result	of exceeding a rating	. 62
	8.6	Relatio	nship between ratings and operating	
		require	ments	.62
	8.7	Guideli	nes for ratings and operating requirements	63
	8.8	Definiti	on: Typical value	63
	8.9	Typical	value conditions	. 64
9	Rev	ision Hi	story	. 65



# 1 Ratings

## 1.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	3

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

# 1.4 Voltage and current operating ratings



#### General

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	155	mA
V <sub>DIO</sub>	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>AIO</sub>	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V
V <sub>USB0_DP</sub>	USB0_DP input voltage	-0.3	3.63	V
V <sub>USB0_DM</sub>	USB0_DM input voltage	-0.3	3.63	V
VREGIN	USB regulator input	-0.3	6.0	V
V <sub>BAT</sub>	RTC battery supply voltage	-0.3	3.8	V

<sup>1.</sup> Analog pins are defined as pins that do not have an associated general purpose I/O port function.

### 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 2. Input signal measurement reference

# 2.2 Nonswitching electrical specifications



## 2.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
$V_{BAT}$	RTC battery supply voltage	1.71	3.6	V	
V <sub>IH</sub>	Input high voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V <sub>IL</sub>	Input low voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	0.06 × V <sub>DD</sub>	_	V	
I <sub>ICIO</sub>	I/O pin DC injection current — single pin				1
	<ul> <li>V<sub>IN</sub> &lt; V<sub>SS</sub>-0.3V (Negative current injection)</li> </ul>			mA	
	<ul> <li>V<sub>IN</sub> &gt; V<sub>DD</sub>+0.3V (Positive current injection)</li> </ul>	-3	_		
		_	+3		
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins				
	Negative current injection	-25	_	mA	
	Positive current injection	_	+25		
V <sub>RAM</sub>	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	
$V_{RFVBAT}$	V <sub>BAT</sub> voltage required to retain the VBAT register file	V <sub>POR_VBAT</sub>	_	V	

All analog pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub> through ESD protection diodes. If V<sub>IN</sub> is less than V<sub>AIO\_MIN</sub> or greater than V<sub>AIO\_MAX</sub>, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V<sub>AIO\_MIN</sub>-V<sub>IN</sub>)/II<sub>ICAIO</sub>I. The positive injection current limiting resistor is calculated as R=(V<sub>IN</sub>-V<sub>AIO\_MAX</sub>)/II<sub>ICAIO</sub>I. Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.

## 2.2.2 LVD and POR operating requirements

Table 2. V<sub>DD</sub> supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	



Table 2. V<sub>DD</sub> supply LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Low-voltage warning thresholds — high range					1
V <sub>LVW1H</sub>	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
V <sub>LVW2H</sub>	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
V <sub>LVW4H</sub>	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	80	_	mV	
$V_{LVDL}$	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1,
$V_{LVW1L}$	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
$V_{LVW2L}$	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
$V_{LVW3L}$	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
$V_{LVW4L}$	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	60	_	mV	
$V_{BG}$	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

<sup>1.</sup> Rising threshold is the sum of falling threshold and hysteresis voltage

Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR_VBAT</sub>	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

## 2.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — high drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -9 \text{ mA}$	$V_{DD} - 0.5$	_	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -3 mA	V <sub>DD</sub> – 0.5	_	V	
	Output high voltage — low drive strength				
		V <sub>DD</sub> – 0.5	_	V	

Table continues on the next page...

Kinetis K21D Sub-Family Data Sheet, Rev6, 04/2014.



Table 4. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -2 \text{ mA}$	$V_{DD} - 0.5$	_	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -0.6 mA				
I <sub>OHT</sub>	Output high current total for all ports	_	100	mA	
V <sub>OL</sub>	Output low voltage — high drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 9 \text{ mA}$	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 3 mA	_	0.5	V	
	Output low voltage — low drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 2 \text{ mA}$	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 0.6 mA	_	0.5	V	
I <sub>OLT</sub>	Output low current total for all ports	_	100	mA	
I <sub>IN</sub>	Input leakage current (per pin)				
	@ full temperature range	_	1.0	μΑ	1
	• @ 25 °C	_	0.1	μΑ	·
I <sub>OZ</sub>	Hi-Z (off-state) leakage current (per pin)	_	1	μΑ	
I <sub>OZ</sub>	Total Hi-Z (off-state) leakage current (all input pins)	_	4	μΑ	
R <sub>PU</sub>	Internal pullup resistors	22	50	kΩ	2
R <sub>PD</sub>	Internal pulldown resistors	22	50	kΩ	3

<sup>1.</sup> Tested by ganged leakage method

# 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 50 MHz
- Bus clock = 50 MHz
- Flash clock = 25 MHz
- MCG mode: FEI

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point V <sub>DD</sub> reaches 1.71 V to execution of the first instruction across the operating temperature range			μs	1
	of the chip.	_	300		

<sup>2.</sup> Measured at Vinput = V<sub>SS</sub>

<sup>3.</sup> Measured at Vinput = V<sub>DD</sub>



Table 5. Power mode transition operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	<ul> <li>1.71 V/(V<sub>DD</sub> slew rate) ≤ 300 μs</li> <li>1.71 V/(V<sub>DD</sub> slew rate) &gt; 300 μs</li> </ul>	_	1.7 V / (V <sub>DD</sub> slew rate)		
	VLLS0 → RUN	_	150	μs	
	• VLLS1 → RUN	_	150	μs	
	VLLS2 → RUN		79	μs	
	VLLS3 → RUN		79	μs	
	• LLS → RUN	_	6	μs	
	• VLPS → RUN		5.2	μs	
	• STOP → RUN	_	5.2	μs	

<sup>1.</sup> Normal boot (FTFL\_OPT[LPBOOT]=1)

# 2.2.5 Power consumption operating behaviors

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	_	_	See note	mA	1
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash					2
	• @ 1.8 V	_	12.98	14	mA	
	• @ 3.0 V	_	12.93	13.8	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash					3, 4
	• @ 1.8 V • @ 3.0 V	_	17.04	19.3	mA	
	• @ 25°C	_	17.01	18.9	mA	
	• @ 125°C	_	19.8	21.3	mA	
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	7.95	9.5	mA	2
I <sub>DD_WAIT</sub>	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	_	5.88	7.4	mA	5
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V	_	320	436	μΑ	



Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• @ -40 to 25°C		360	489		
	• @ 50°C • @ 70°C		410	620		
	• @ 105°C		610	1100		
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	_	754	_	μА	6
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	_	1.1	_	mA	7
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V	_	437	_	μΑ	8
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V • @ -40 to 25°C	_	7.33	24.2	μΑ	
	• @ 50°C		14	32		
	• @ 70°C • @ 105°C		28	48		
	© 100 0		110	280		
I <sub>DD_LLS</sub>	Low leakage stop mode current at 3.0 V  • @ -40 to 25°C	_	3.14	4.8	μA	
	• @ 50°C		6.48	28.3		
	• @ 70°C • @ 105°C		13.85	44.6		
	9 100 0		55.53	71.3		
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V	_	2.19	3.4	μΑ	
	@ -40 to 25°C     @ 50°C		4.35	4.35		
	• @ 70°C		8.92	24.6		
	• @ 105°C		35.33	45.3		
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V  • @ -40 to 25°C	_	1.77	3.1	μA	
	• @ 50°C		2.81	13.8		
	• @ 70°C • @ 105°C		5.20	22.3		
	103 0		19.88	34.2		
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V  • @ -40 to 25°C	_	1.03	1.8	μΑ	
	• @ 50°C		1.92	7.5		
	• @ 70°C • @ 105°C		4.03	15.9		
	3 @ 103 0		17.43	28.7		
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled	_	0.543	1.1	μA	
	• @ -40 to 25°C		1.36	7.58		
	• @ 50°C		3.39	14.3		
	• @ 70°C • @ 105°C		16.52	24.1		
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled	_	0.359	0.95	μA	
	• @ –40 to 25°C		1.03	6.8		
	• @ 50°C		2.87	15.4		



General

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• @ 70°C • @ 105°C		15.20	25.3		
I <sub>DD_VBAT</sub>	Average current when CPU is not accessing RTC registers at 3.0 V	_	0.91	1.1	μΑ	9
	• @ -40 to 25°C		1.1	1.35		
	• @ 50°C • @ 70°C		1.5	1.85		
	• @ 105°C		4.3	5.7		

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 50 MHz core and system clock, 25 MHz bus clock, and 25 MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
- 3. 50 MHz core and system clock, 25 MHz bus clock, and 25 MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled, and peripherals are in active operation.
- 4. Max values are measured with CPU executing DSP instructions
- 5. 25 MHz core and system clock, 25 MHz bus clock, and 12.5 MHz flash clock. MCG configured for FEI mode.
- 6. 4 MHz core, system, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 7. 4 MHz core, system, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 8. 4 MHz core, system, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 9. Includes 32 kHz oscillator current and RTC operation.

## 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL






Figure 3. Run mode supply current vs. core frequency






Figure 4. VLPR mode supply current vs. core frequency

# 2.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors 1

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	19	dΒμV	2, 3
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	21	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	19	dΒμV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500-1000	11	dΒμV	
V <sub>RE_IEC</sub>	IEC level	0.15-1000	L	_	3, 4

<sup>1.</sup> This data was collected on a MK20DN128VLH5 64pin LQFP device.

<sup>2.</sup> Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and



Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 3.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{OSC} = 12 \,^{\circ}\text{MHz}$  (crystal),  $f_{SYS} = 48 \,^{\circ}\text{MHz}$ ,  $f_{BUS} = 48 \,^{\circ}\text{MHz}$
- 4. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

## 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

## 2.2.8 Capacitance attributes

**Table 8. Capacitance attributes** 

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	_	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins	_	7	pF

## 2.3 Switching specifications

## 2.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes				
	Normal run mode								
f <sub>SYS</sub> System and core clock — 50 MHz									
	System and core clock when Full Speed USB in operation	20	_	MHz					
f <sub>BUS</sub>	Bus clock	_	50	MHz					
f <sub>FLASH</sub>	Flash clock	_	25	MHz					
f <sub>LPTMR</sub>	LPTMR clock	_	25	MHz					
	VLPR mode <sup>1</sup>								
f <sub>SYS</sub>	System and core clock	_	4	MHz					
f <sub>BUS</sub>	Bus clock	_	4	MHz					



Table 9. Device clock specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes
f <sub>FLASH</sub>	Flash clock	_	1	MHz	
f <sub>ERCLK</sub>	External reference clock	_	16	MHz	
f <sub>LPTMR_pin</sub>	LPTMR clock	_	25	MHz	
f <sub>LPTMR_ERCLK</sub>	LPTMR external reference clock	_	16	MHz	
f <sub>I2S_MCLK</sub>	I2S master clock	_	12.5	MHz	
f <sub>I2S_BCLK</sub>	I2S bit clock	_	4	MHz	

<sup>1.</sup> The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

# 2.3.2 General switching specifications

These general purpose specifications apply to all pins configured for:

- GPIO signaling
- Other peripheral module signaling not explicitly stated elsewhere

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	100	_	ns	3
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	50	_	ns	3
	External reset pulse width (digital glitch filter disabled)	100	_	ns	3
	Port rise and fall time (high drive strength)				4
	Slew disabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	13	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	7	ns	
	Slew enabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	36	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	24	ns	
	Port rise and fall time (low drive strength)				5
	Slew disabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	12	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	6	ns	
	Slew enabled				
		_	36	ns	

Kinetis K21D Sub-Family Data Sheet, Rev6, 04/2014.



Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	24	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V				

- This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses
  may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter
  pulses can be recognized in that case.
- 2. The greater synchronous and asynchronous timing must be met.
- 3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
- 4. 75 pF load
- 5. 15 pF load

# 2.4 Thermal specifications

## 2.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T <sub>J</sub>	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

#### 2.4.2 Thermal attributes

Board type	Symbol	Description	121 MAPBGA	Unit	Notes
Single-layer (1s)	R <sub>eJA</sub>	Thermal resistance, junction to ambient (natural convection)	79	°C/W	1, 2
Four-layer (2s2p)	R <sub>eJA</sub>	Thermal resistance, junction to ambient (natural convection)	46	°C/W	1,3
Single-layer (1s)	R <sub>елма</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	67	°C/W	1,3



#### Peripheral operating requirements and behaviors

Board type	Symbol	Description	121 MAPBGA	Unit	Notes
Four-layer (2s2p)	R <sub>еЈМА</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	42	°C/W	1,3
_	$R_{ heta JB}$	Thermal resistance, junction to board	29	°C/W	4
_	R <sub>0JC</sub>	Thermal resistance, junction to case	21	°C/W	5
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	4	°C/W	6

#### **NOTES:**

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. Board meets JESD51-9 specification.
- 3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)* with the board horizontal.
- 4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*. Board temperature is measured on the top surface of the board near the package.
- 5. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard*, *Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 6. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

# 3 Peripheral operating requirements and behaviors



# 3.1 Core modules

## 3.1.1 JTAG electricals

Table 12. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	25	
	Serial Wire Debug	0	50	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	20	_	ns
	Serial Wire Debug	10	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	0	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1	_	ns
J11	TCLK low to TDO data valid	_	17	ns
J12	TCLK low to TDO high-Z	_	17	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns

Table 13. JTAG full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	20	
	Serial Wire Debug	0	40	



Table 13. JTAG full voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	25	_	ns
	Serial Wire Debug	12.5	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	0	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1.4	_	ns
J11	TCLK low to TDO data valid	_	22.1	ns
J12	TCLK low to TDO high-Z	_	22.1	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns




Figure 5. Test clock input timing







Figure 6. Boundary scan (JTAG) timing



**Figure 7. Test Access Port timing** 






Figure 8. TRST timing

# 3.2 System modules

There are no specifications necessary for the device's system modules.

### 3.3 Clock modules

# 3.3.1 MCG specifications

Table 14. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	_	32.768	_	kHz	
f <sub>ints_t</sub>	Internal reference frequency (slow clock) — user trimmed	31.25	_	39.0625	kHz	
$\Delta_{fdco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	_	± 0.3	± 0.6	%f <sub>dco</sub>	1
$\Delta f_{dco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM only	_	± 0.2	± 0.5	%f <sub>dco</sub>	1
$\Delta f_{dco\_t}$	Total deviation of trimmed average DCO output frequency over voltage and temperature	_	+0.5/-0.7	± 2	%f <sub>dco</sub>	1, 2
$\Delta f_{dco\_t}$	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C	_	± 0.3	±1	%f <sub>dco</sub>	1, 2
f <sub>intf_ft</sub>	Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	_	4	_	MHz	
f <sub>intf_t</sub>	Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C	3	_	5	MHz	
f <sub>loc_low</sub>	Loss of external clock minimum frequency — RANGE = 00	(3/5) x f <sub>ints_t</sub>	_	_	kHz	



Table 14. MCG specifications (continued)

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f <sub>loc_high</sub>	Loss of external clock minimum frequency — RANGE = 01, 10, or 11		(16/5) x f <sub>ints_t</sub>	_	_	kHz	
		Fl	L				
f <sub>fll_ref</sub>	FLL reference free	quency range	31.25	_	39.0625	kHz	
f <sub>dco</sub>	DCO output frequency range	Low range (DRS=00) 640 × f <sub>fll_ref</sub>	20	20.97	25	MHz	3, 4
		Mid range (DRS=01)	40	41.94	50	MHz	
		1280 × f <sub>fll ref</sub>					
		Mid-high range (DRS=10)	60	62.91	75	MHz	
		1920 × f <sub>fll ref</sub>					
		High range (DRS=11)	80	83.89	100	MHz	
		$2560 \times f_{fll\_ref}$					
dco_t_DMX3	DCO output	Low range (DRS=00)	_	23.99	_	MHz	5,6
2	frequency	$732 \times f_{fll\_ref}$					
		Mid range (DRS=01)	_	47.97	_	MHz	
		$1464 \times f_{fll\_ref}$					
		Mid-high range (DRS=10)	_	71.99	_	MHz	
		2197 × f <sub>fll_ref</sub>					
		High range (DRS=11)	_	95.98	_	MHz	
		$2929 \times f_{fll\_ref}$					
$J_{\text{cyc\_fII}}$	FLL period jitter		_	180	_	ps	
	<ul> <li>f<sub>DCO</sub> = 48 M</li> <li>f<sub>DCO</sub> = 98 M</li> </ul>	Hz Hz	_	150	_		
t <sub>fll_acquire</sub>	FLL target frequer	ncy acquisition time	_	_	1	ms	7
		Pl	L				
$f_{vco}$	VCO operating fre	quency	48.0	_	100	MHz	
I <sub>pll</sub>	PLL operating cur • PLL @ 96 N 2 MHz, VDI	rent MHz ( $f_{OSC_hi_1} = 8$ MHz, $f_{pll_ref} =$ V multiplier = 48)	_	1200	_	μΑ	8
I <sub>pll</sub>		rent MHz ( $f_{osc\_hi\_1} = 8$ MHz, $f_{pll\_ref} =$ V multiplier = 24)	_	700	_	μΑ	8
f <sub>pll_ref</sub>	PLL reference free	quency range	2.0	_	4.0	MHz	
J <sub>cyc_pll</sub>	PLL period jitter (F	RMS)					9
	• f <sub>vco</sub> = 48 MH	łz	_	120	-	ps	
	• f <sub>vco</sub> = 100 M	Hz	_	75	-	ps	
J <sub>acc_pll</sub>	PLL accumulated	jitter over 1µs (RMS)					9
			_	1350	_	ps	
			_	600	_	ps	



Table 14. MCG specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• f <sub>vco</sub> = 48 MHz					
	• f <sub>vco</sub> = 100 MHz					
D <sub>lock</sub>	Lock entry frequency tolerance	± 1.49	_	± 2.98	%	
D <sub>unl</sub>	Lock exit frequency tolerance	± 4.47	_	± 5.97	%	
t <sub>pll_lock</sub>	Lock detector detection time	_	_	150 × 10 <sup>-6</sup> + 1075(1/ f <sub>pll_ref</sub> )	S	10

- This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
   2.
- These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- 4. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco t</sub>) over voltage and temperature should be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 10. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 3.3.2 Oscillator electrical specifications

# 3.3.2.1 Oscillator DC electrical specifications Table 15. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	_	μA	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I <sub>DDOSC</sub>	Supply current — high-gain mode (HGO=1)					1

Table continues on the next page...

4 Kinetis K21D Sub-Family Data She

Freescale Semiconductor, Inc.



Table 15. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• 32 kHz	_	5	_	μΑ	
	• 4 MHz	_	500	_	μΑ	
	• 8 MHz (RANGE=01)	_	600	_	μΑ	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
C <sub>y</sub>	XTAL load capacitance	_	_	_		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

- 1.  $V_{DD}$ =3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3.  $C_x$  and  $C_y$  can be provided by using either integrated capacitors or external components.
- 4. When low-power mode is selected,  $R_F$  is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.



# 3.3.2.2 Oscillator frequency specifications Table 16. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	_	_	50	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

#### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

#### 3.3.3 32 kHz oscillator electrical characteristics

# 3.3.3.1 32 kHz oscillator DC electrical specifications Table 17. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>BAT</sub>	Supply voltage	1.71	_	3.6	V



Symbol	Description	Min.	Тур.	Max.	Unit
R <sub>F</sub>	Internal feedback resistor	_	100	_	МΩ
C <sub>para</sub>	Parasitical capacitance of EXTAL32 and XTAL32	_	5	7	pF
V <sub>pp</sub> <sup>1</sup>	Peak-to-peak amplitude of oscillation	_	0.6	_	V

<sup>1.</sup> When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

# 3.3.3.2 32 kHz oscillator frequency specifications Table 18. 32 kHz oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal	_	32.768	_	kHz	
t <sub>start</sub>	Crystal start-up time	_	1000	_	ms	1
V <sub>ec_extal32</sub>	Externally provided input clock amplitude	700	_	$V_{BAT}$	mV	2, 3

- 1. Proper PC board layout procedures must be followed to achieve specifications.
- 2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- 3. The parameter specified is a peak-to-peak value and  $V_{IL}$  and  $V_{IL}$  specifications do not apply. The voltage of the applied clock must be within the range of  $V_{SS}$  to  $V_{BAT}$ .

## 3.4 Memories and memory interfaces

### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

## 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 19. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	_	7.5	18	μs	_
t <sub>hversscr</sub>	Sector Erase high-voltage time	_	13	113	ms	1
t <sub>hversblk256k</sub>	Erase Block high-voltage time for 256 KB	_	104	904	ms	1





1. Maximum time based on expectations at cycling end-of-life.

# 3.4.1.2 Flash timing specifications — commands Table 20. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					_
t <sub>rd1blk64k</sub>	64 KB data flash	_	_	0.9	ms	
t <sub>rd1blk256k</sub>	256 KB program flash	_	_	1.7	ms	
t <sub>rd1sec2k</sub>	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	_	65	145	μs	_
	Erase Flash Block execution time					2
t <sub>ersblk64k</sub>	64 KB data flash	_	58	580	ms	
t <sub>ersblk256k</sub>	256 KB program flash	_	122	985	ms	
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	14	114	ms	2
	Program Section execution time					_
t <sub>pgmsec512</sub>	512 bytes flash	_	2.4	_	ms	
t <sub>pgmsec1k</sub>	1 KB flash	_	4.7	_	ms	
t <sub>pgmsec2k</sub>	2 KB flash	_	9.3	_	ms	
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	1.8	ms	_
t <sub>rdonce</sub>	Read Once execution time	_	_	25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65	_	μs	_
t <sub>ersall</sub>	Erase All Blocks execution time	_	250	2000	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1
	Swap Control execution time					_
t <sub>swapx01</sub>	control code 0x01	_	200	_	μs	
t <sub>swapx02</sub>	control code 0x02	_	70	150	μs	
t <sub>swapx04</sub>	control code 0x04	_	70	150	μs	
t <sub>swapx08</sub>	control code 0x08	_	_	30	μs	
	Program Partition for EEPROM execution time					_
t <sub>pgmpart64k</sub>	64 KB FlexNVM	_	138	_	ms	
	Set FlexRAM Function execution time:					_
$t_{\text{setramff}}$	Control Code 0xFF	_	70	_	μs	
t <sub>setram32k</sub>	32 KB EEPROM backup	_	0.8	1.2	ms	
t <sub>setram64k</sub>	64 KB EEPROM backup	_	1.3	1.9	ms	
	Byte-write to FlexRAM	l for EEPRON	l 1 operation			

Table continues on the next page...

Kinetis K21D Sub-Family Data Sheet, Rev6, 04/2014.

28

Freescale Semiconductor, Inc.



Table 20. I	Flash command	timing s	specifications (	(continued)	,
-------------	---------------	----------	------------------	-------------	---

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>eewr8bers</sub>	Byte-write to erased FlexRAM location execution time	_	175	260	μs	3
	Byte-write to FlexRAM execution time:					_
t <sub>eewr8b32k</sub>	32 KB EEPROM backup	_	385	1800	μs	
t <sub>eewr8b64k</sub>	64 KB EEPROM backup		475	2000	μs	
	Word-write to FlexRAM	for EEPRON	M operation			
t <sub>eewr16bers</sub>	Word-write to erased FlexRAM location execution time	_	175	260	μs	_
	Word-write to FlexRAM execution time:					_
t <sub>eewr16b32k</sub>	32 KB EEPROM backup	_	385	1800	μs	
t <sub>eewr16b64k</sub>	64 KB EEPROM backup	_	475	2000	μs	
	Longword-write to FlexRA	M for EEPR	OM operation	n		
t <sub>eewr32bers</sub>	Longword-write to erased FlexRAM location execution time	_	360	540	μs	_
	Longword-write to FlexRAM execution time:					_
t <sub>eewr32b32k</sub>	32 KB EEPROM backup	_	630	2050	μs	
t <sub>eewr32b64k</sub>	64 KB EEPROM backup	_	810	2250	μs	

- 1. Assumes 25 MHz flash clock frequency.
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- 3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

# 3.4.1.3 Flash high voltage current behaviors Table 21. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

# 3.4.1.4 Reliability specifications Table 22. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes			
	Program Flash								
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	_			
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	_			



Table 22. NVM reliability specifications (continued)

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2
	Data	Flash				
t <sub>nvmretd10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	_
t <sub>nvmretd1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	_
n <sub>nvmcycd</sub>	Cycling endurance	10 K	50 K	_	cycles	2
	FlexRAM a	s EEPROM		•		
t <sub>nvmretee100</sub>	Data retention up to 100% of write endurance	5	50	_	years	_
t <sub>nvmretee10</sub>	Data retention up to 10% of write endurance	20	100	_	years	_
	Write endurance					3
n <sub>nvmwree16</sub>	EEPROM backup to FlexRAM ratio = 16	35 K	175 K	_	writes	
n <sub>nvmwree128</sub>	EEPROM backup to FlexRAM ratio = 128	315 K	1.6 M	_	writes	
n <sub>nvmwree512</sub>	• EEPROM backup to FlexRAM ratio = 512	1.27 M	6.4 M	_	writes	
n <sub>nvmwree4k</sub>	EEPROM backup to FlexRAM ratio =     4096	10 M	50 M	_	writes	

Typical data retention values are based on measured response accelerated at high temperature and derated to a
constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in
Engineering Bulletin EB619.

# 3.4.2 EzPort switching specifications

Table 23. EzPort switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	f <sub>SYS</sub> /2	MHz	
EP1a	EZP_CK frequency of operation (READ command)	_	f <sub>SYS</sub> /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t <sub>EZP_CK</sub>	_	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	_	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	_	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	_	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	_	ns
EP7	EZP_CK low to EZP_Q output valid	_		ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	_	ns
EP9	EZP_CS negation to EZP_Q tri-state	_	12	ns

Kinetis K21D Sub-Family Data Sheet, Rev6, 04/2014.

30

<sup>2.</sup> Cycling endurance represents number of program/erase cycles at -40 °C  $\leq$  T<sub>i</sub>  $\leq$  °C.

<sup>3.</sup> Write endurance represents the number of writes to each FlexRAM location at -40 °C ≤Tj ≤ °C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup per subsystem. Minimum and typical values assume all byte-writes to FlexRAM.






Figure 9. EzPort Timing Diagram

# 3.5 Security and integrity modules

## 3.5.1 Drylce Tamper Electrical Specifications

Information about security-related modules is not included in this document and is available only after a nondisclosure agreement (NDA) has been signed. To request an NDA, please contact your local Freescale sales representative.

## 3.6 Analog

# 3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 24 and Table 25 are achievable on the differential pins ADCx\_DP0, ADCx\_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.



# 3.6.1.1 16-bit ADC operating conditions Table 24. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	_
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	$V_{DDA}$	V <sub>DDA</sub>	V	
V <sub>REFL</sub>	ADC reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
$V_{ADIN}$	Input voltage	16-bit differential mode	VREFL	_	31/32 * VREFH	V	_
		All other modes	VREFL	_	VREFH		
C <sub>ADIN</sub>	Input	16-bit mode	_	8	10	pF	_
	capacitance	8-bit / 10-bit / 12-bit modes	_	4	5		
R <sub>ADIN</sub>	Input series resistance		_	2	5	kΩ	_
R <sub>AS</sub>	Analog source resistance (external)	13-bit / 12-bit modes f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	3
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13-bit mode	1.0	_	18.0	MHz	4
f <sub>ADCK</sub>	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	4
C <sub>rate</sub>	ADC conversion rate	≤ 13-bit modes					5
		No ADC hardware averaging	20.000	_	818.330	Ksps	
		Continuous conversions enabled, subsequent conversion time					
C <sub>rate</sub>	ADC conversion rate	16-bit mode					5
		No ADC hardware averaging	37.037	_	461.467	Ksps	
		Continuous conversions enabled, subsequent conversion time					

<sup>1.</sup> Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.

<sup>2.</sup> DC potential difference.

<sup>3.</sup> This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8  $\Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.

<sup>4.</sup> To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.

<sup>5.</sup> For guidelines and examples of conversion rate calculation, download the ADC calculator tool.






Figure 10. ADC input impedance equivalency diagram

### 3.6.1.2 16-bit ADC electrical characteristics

Table 25. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3
	ADC asynchronous clock source	• ADLPC = 1, ADHSC =	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> =
			2.4	4.0	6.1	MHz	1/f <sub>ADACK</sub>
		• ADLPC = 1, ADHSC = 1	3.0	5.2	7.3	MHz	
f <sub>ADACK</sub>		• ADLPC = 0, ADHSC = 0	4.4	6.2	9.5	MHz	
		• ADLPC = 0, ADHSC = 1					
	Sample Time	le Time See Reference Manual chapter for sample times					
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	error	<12-bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
		• <12-bit modes	_	±0.2	-0.3 to 0.5		



Table 25. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
INL	Integral non- linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5
		<12-bit modes	_	±0.5	-0.7 to +0.5		
E <sub>FS</sub>	Full-scale error	12-bit modes	_	-4	-5.4	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		<ul><li>&lt;12-bit modes</li></ul>	_	-1.4	-1.8		V <sub>DDA</sub> <sup>5</sup>
$E_Q$	Quantization	16-bit modes	_	-1 to 0	_	LSB <sup>4</sup>	
	error	• ≤13-bit modes	_	_	±0.5		
ENOB	Effective number of bits	16-bit differential mode	12.8	14.5	_	bits	6
	Of bits	<ul><li>Avg = 32</li><li>Avg = 4</li></ul>	11.9	13.8	_	bits	
			12.2	13.9	_	bits	
		16-bit single-ended mode	11.4	13.1	_	bits	
		<ul><li>Avg = 32</li><li>Avg = 4</li></ul>					
SINAD	Signal-to-noise plus distortion	See ENOB	6.02	2 × ENOB +	dB		
THD	Total harmonic	16-bit differential mode	_	-94	_	dB	7
	distortion	• Avg = 32	_	-85	_	dB	
		16-bit single-ended mode					
		• Avg = 32					
SFDR	Spurious free dynamic range	16-bit differential mode	82	95	_	dB	7
		• Avg = 32	78	90		dB	
		16-bit single-ended mode	70	30		ub	
		• Avg = 32					
E <sub>IL</sub>	Input leakage error			I <sub>In</sub> × R <sub>AS</sub>	mV	I <sub>In</sub> = leakage current	
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	8



- 1. All accuracy numbers assume the ADC is calibrated with  $V_{\text{REFH}} = V_{\text{DDA}}$
- 2. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 2.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4.  $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz




Figure 11. Typical ENOB vs. ADC\_CLK for 16-bit differential mode




Figure 12. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode

Kinetis K21D Sub-Family Data Sheet, Rev6, 04/2014.



# 3.6.2 CMP and 6-bit DAC electrical specifications

### Table 26. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μΑ
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μΑ
$V_{AIN}$	Analog input voltage	$V_{SS} - 0.3$	_	$V_{DD}$	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
$V_{H}$	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
$V_{CMPOh}$	Output high	V <sub>DD</sub> – 0.5	_	_	V
V <sub>CMPOI</sub>	Output low	_	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μΑ
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

<sup>1.</sup> Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ -0.6 V.

<sup>2.</sup> Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.

<sup>3.</sup>  $1 LSB = V_{reference}/64$ 






Figure 13. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)



#### Peripheral operating requirements and behaviors




Figure 14. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

#### 3.6.3 12-bit DAC electrical characteristics

# 3.6.3.1 12-bit DAC operating requirements Table 27. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
C <sub>L</sub>	Output load capacitance	_	100	pF	2
ΙL	Output load current	_	1	mA	

- 1. The DAC reference can be selected to be  $V_{\text{DDA}}$  or  $V_{\text{REFH}}$ .
- 2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.



# 3.6.3.2 12-bit DAC operating behaviors Table 28. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub>	Supply current — low-power mode	_	_	330	μΑ	
I <sub>DDA_DACH</sub>	Supply current — high-speed mode	_	_	1200	μΑ	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000	_	_	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	_	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode	_	_	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	_	_	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> ≥ 2.4 V	60	_	90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T <sub>GE</sub>	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
Rop	Output resistance (load = $3 \text{ k}\Omega$ )	_	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	High power (SP <sub>HP</sub> )	1.2	1.7	_		
	Low power (SP <sub>LP</sub> )	0.05	0.12	_		
СТ	Channel to channel cross talk	_	_	-80	dB	
BW	3dB bandwidth				kHz	
	High power (SP <sub>HP</sub> )	550	_	_		
	Low power (SP <sub>LP</sub> )	40	_	_		

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 3. The DNL is measured for 0 + 100 mV to V<sub>DACR</sub> -100 mV
- 4. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV with  $V_{DDA} > 2.4 \ V$
- 5. Calculated by a best fit curve from  $V_{\text{SS}}$  + 100 mV to  $V_{\text{DACR}}$  100 mV
- 6.  $V_{DDA} = 3.0 \text{ V}$ , reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device



#### Peripheral operating requirements and behaviors




Figure 15. Typical INL error vs. digital code






Figure 16. Offset at half scale vs. temperature

## 3.6.4 Voltage reference electrical specifications

Table 29. VREF full-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71 3.6		V	_
T <sub>A</sub>	Temperature		emperature he device	°C	_
C <sub>L</sub>	Output load capacitance	100		nF	1, 2

- 1. C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
- 2. The load capacitance should not exceed +/-25% of the nominal specified  $C_L$  value over the operating temperature range of the device.



Table 30. VREF full-range operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal V <sub>DDA</sub> and temperature=25C	1.1915	1.195	1.1977	V	1
V <sub>out</sub>	Voltage reference output — factory trim	1.1584	_	1.2376	V	1
V <sub>out</sub>	Voltage reference output — user trim	1.193	_	1.197	V	1
V <sub>step</sub>	Voltage reference trim step	_	0.5	_	mV	1
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	80	mV	1
I <sub>bg</sub>	Bandgap only current	_	_	80	μA	1
$\Delta V_{LOAD}$	Load regulation				μV	1, 2
	• current = ± 1.0 mA	_	200	_		
T <sub>stup</sub>	Buffer startup time	_	_	100	μs	_
$V_{vdrift}$	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	_	mV	1

<sup>1.</sup> See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.

Table 31. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	50	°C	_

Table 32. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
$V_{out}$	Voltage reference output with factory trim	1.173	1.225	V	

#### 3.7 Timers

See General switching specifications.

## 3.8 Communication interfaces

<sup>2.</sup> Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load



#### 3.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.

#### **NOTE**

The MCGFLLCLK does not meet the USB jitter specifications for certification for Host mode operation.

# 3.8.2 USB DCD electrical specifications Table 33. USB0 DCD electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DP_SRC</sub>	USB_DP source voltage (up to 250 μA)	0.5	_	0.7	V
$V_{LGC}$	Threshold voltage for logic high	0.8	_	2.0	V
I <sub>DP_SRC</sub>	USB_DP source current	7	10	13	μΑ
I <sub>DM_SINK</sub>	USB_DM sink current	50	100	150	μΑ
R <sub>DM_DWN</sub>	D- pulldown resistance for data pin contact detect	14.25	_	24.8	kΩ
V <sub>DAT_REF</sub>	Data detect voltage	0.25	0.33	0.4	V

#### 3.8.3 VREG electrical specifications

Table 34. VREG electrical specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	_	5.5	V	
I <sub>DDon</sub>	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	_	125	186	μA	
I <sub>DDstby</sub>	Quiescent current — Standby mode, load current equal zero	_	1.1	10	μA	
I <sub>DDoff</sub>	Quiescent current — Shutdown mode  • VREGIN = 5.0 V and temperature=25 °C  • Across operating voltage and temperature		650 —	4	nA μA	
I <sub>LOADrun</sub>	Maximum load current — Run mode	_	_	120	mA	
I <sub>LOADstby</sub>	Maximum load current — Standby mode	_	_	1	mA	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) > 3.6 V					

Table continues on the next page...



Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
	Run mode	3	3.3	3.6	V	
	Standby mode	2.1	2.8	3.6	V	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1	_	3.6	V	2
C <sub>OUT</sub>	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	_	100	mΩ	
I <sub>LIM</sub>	Short circuit current	_	290	_	mA	

- 1. Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.
- 2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I<sub>Load</sub>.

## 3.8.4 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 35. Master mode DSPI timing (limited voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	25	MHz	
DS1	DSPI_SCK output cycle time	2 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2) + 2	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	1
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	_	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	15	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

- 1. The delay is programmable in SPIx CTARn[PSSCK] and SPIx CTARn[CSSCK].
- 2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].






Figure 17. DSPI classic SPI timing — master mode

Table 36. Slave mode DSPI timing (limited voltage range)

Num	Description	Description Min.		Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		12.5	MHz
DS9	DSPI_SCK input cycle time	4 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2) + 2	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	10	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	14	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	14	ns




Figure 18. DSPI classic SPI timing — slave mode



#### 3.8.5 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation	_	12.5	MHz	
DS1	DSPI_SCK output cycle time	4 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) –	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-4.5	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	20.5	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

Table 37. Master mode DSPI timing (full voltage range)

- 2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
- 3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 19. DSPI classic SPI timing — master mode

<sup>1.</sup> The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.



Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	_	6.25	MHz
DS9	DSPI_SCK input cycle time	8 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	20	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	19	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	19	ns

Table 38. Slave mode DSPI timing (full voltage range)




Figure 20. DSPI classic SPI timing — slave mode

## 3.8.6 I<sup>2</sup>C switching specifications

See General switching specifications.

## 3.8.7 UART switching specifications

See General switching specifications.

#### 3.8.8 I2S switching specifications

# 3.8.8.1 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	_	ns
S2	I2S_MCLK (as an input) pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	25	_	ns
				+

I2S\_RXD/I2S\_RX\_FS input hold after I2S\_RX\_BCLK 0

Table 39. I2S/SAI master mode timing




Figure 21. I2S/SAI timing — master modes

S10



Num.	Characteristic	Min.	Max.	Unit						
	Operating voltage	1.71	3.6	V						
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	_	ns						
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period						
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	10	_	ns						
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns						
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	29	ns						
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns						
S17	I2S_RXD setup before I2S_RX_BCLK	10	_	ns						
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns						
S19	I2S TX FS input assertion to I2S TXD output valid <sup>1</sup>	1_	21	ns						

Table 40. I2S/SAI slave mode timing

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 22. I2S/SAI timing — slave modes

# 3.8.8.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.



Table 41. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	62.5	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	250	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	45	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	45	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	75	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns




Figure 23. I2S/SAI timing — master modes

Table 42. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	250	_	ns

Table continues on the next page...

50

Kinetis K21D Sub-Family Data Sheet, Rev6, 04/2014.

Freescale Semiconductor, Inc.



Table 42. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	30	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	87	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	30	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid1	_	72	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 24. I2S/SAI timing — slave modes

## 4 Dimensions

## 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:



#### **Pinout**

If you want the drawing for this package	Then use this document number
81-pin MAPBGA	98ASA00344D
121-pin MAPBGA	98ASA00344D
169-pin MAPBGA	98ASA00628D

#### 5 Pinout

## 5.1 K21 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

#### NOTE

- The analog input signals ADC0\_SE10, ADC0\_SE11, ADC0\_DP1, and ADC0\_DM1 are available only for K11, K12, K21, and K22 devices and are not present on K10 and K20 devices.
- The TRACE signals on PTE0, PTE1, PTE2, PTE3, and PTE4 are available only for K11, K12, K21, and K22 devices and are not present on K10 and K20 devices.
- If the VBAT pin is not used, the VBAT pin should be left floating. Do not connect VBAT pin to VSS.
- The FTM\_CLKIN signals on PTB16 and PTB17 are available only for K11, K12, K21, and K22 devices and is not present on K10 and K20 devices. For K22D devices this signal is on ALT4, and for K22F devices, this signal is on ALT7.
- The FTM0\_CH2 signal on PTC5/LLWU\_P9 is available only for K11, K12, K21, and K22 devices and is not present on K10 and K20 devices.
- The I2C0\_SCL signal on PTD2/LLWU\_P13 and I2C0\_SDA signal on PTD3 are available only for K11, K12, K21, and K22 devices and are not present on K10 and K20 devices.



121 MAP BGA	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
E4	ADC0_SE10	ADC0_SE10	PTE0	SPI1_PCS1	UART1_TX		TRACE_ CLKOUT	I2C1_SDA	RTC_CLKOUT	
E3	ADC0_SE11	ADC0_SE11	PTE1/ LLWU_P0	SPI1_SOUT	UART1_RX		TRACE_D3	I2C1_SCL	SPI1_SIN	
E2	ADC0_DP1	ADC0_DP1	PTE2/ LLWU_P1	SPI1_SCK	UART1_CTS_b		TRACE_D2			
F4	ADC0_DM1	ADC0_DM1	PTE3	SPI1_SIN	UART1_RTS_b		TRACE_D1		SPI1_SOUT	
H7	DISABLED		PTE4/ LLWU_P2	SPI1_PCS0	UART3_TX		TRACE_D0			
G4	DISABLED		PTE5	SPI1_PCS2	UART3_RX					
E6	VDD	VDD								
G7	VSS	VSS								
K3	ADC0_SE4a	ADC0_SE4a	PTE16	SPI0_PCS0	UART2_TX	FTM_CLKIN0		FTM0_FLT3		
H4	ADC0_SE5a	ADC0_SE5a	PTE17	SPI0_SCK	UART2_RX	FTM_CLKIN1		LPTMR0_ALT3		
A11	ADC0_SE6a	ADC0_SE6a	PTE18	SPI0_SOUT	UART2_CTS_b	I2C0_SDA				
A10	ADC0_SE7a	ADC0_SE7a	PTE19	SPI0_SIN	UART2_RTS_b	I2C0_SCL				
L6	VSS	VSS								
F1	USB0_DP	USB0_DP								
F2	USB0_DM	USB0_DM								
G1	VOUT33	VOUT33								
G2	VREGIN	VREGIN								
K1	ADC0_DP0	ADC0_DP0								
K2	ADC0_DM0	ADC0_DM0								
L1	ADC0_DP3	ADC0_DP3								
L2	ADC0_DM3	ADC0_DM3								
F5	VDDA	VDDA								
G5	VREFH	VREFH								
G6	VREFL	VREFL								
F6	VSSA	VSSA								
L3	VREF_OUT/ CMP1_IN5/ CMP0_IN5	VREF_OUT/ CMP1_IN5/ CMP0_IN5								
K5	DACO_OUT/ CMP1_IN3/ ADCO_SE23	DACO_OUT/ CMP1_IN3/ ADCO_SE23								
L7	TAMPERO/ RTC_ WAKEUP_B	TAMPERO/ RTC_ WAKEUP_B								
H5	TAMPER1	TAMPER1								
J5	TAMPER2	TAMPER2								
L4	XTAL32	XTAL32								
L5	EXTAL32	EXTAL32								



#### **Pinout**

121 MAP BGA	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
K6	VBAT	VBAT								
J6	JTAG_TCLK/ SWD_CLK/ EZP_CLK		PTA0	UARTO_CTS_ b/ UARTO_COL_b	FTM0_CH5				JTAG_TCLK/ SWD_CLK	EZP_CLK
H8	JTAG_TDI/ EZP_DI		PTA1	UARTO_RX	FTM0_CH6				JTAG_TDI	EZP_DI
J7	JTAG_TDO/ TRACE_SWO/ EZP_DO		PTA2	UARTO_TX	FTM0_CH7				JTAG_TDO/ TRACE_SWO	EZP_DO
H9	JTAG_TMS/ SWD_DIO		PTA3	UARTO_RTS_b	FTM0_CH0				JTAG_TMS/ SWD_DIO	
J8	NMI_b/ EZP_CS_b		PTA4/ LLWU_P3		FTM0_CH1				NMI_b	EZP_CS_b
K7	DISABLED		PTA5	USB_CLKIN	FTM0_CH2			I2S0_TX_BCLK	JTAG_TRST_b	
K8	DISABLED		PTA12		FTM1_CH0			12S0_TXD0	FTM1_QD_ PHA	
L8	DISABLED		PTA13/ LLWU_P4		FTM1_CH1			12S0_TX_FS	FTM1_QD_ PHB	
K9	DISABLED		PTA14	SPI0_PCS0	UARTO_TX			I2S0_RX_ BCLK	12S0_TXD1	
L9	DISABLED		PTA15	SPI0_SCK	UARTO_RX			12S0_RXD0		
J10	DISABLED		PTA16	SPI0_SOUT	UARTO_CTS_ b/ UARTO_COL_b			12S0_RX_FS	12S0_RXD1	
H10	DISABLED		PTA17	SPI0_SIN	UARTO_RTS_b			I2S0_MCLK		
L10	VDD	VDD								
K10	VSS	VSS								
L11	EXTAL0	EXTAL0	PTA18		FTM0_FLT2	FTM_CLKIN0				
K11	XTAL0	XTAL0	PTA19		FTM1_FLT0	FTM_CLKIN1		LPTMR0_ALT1		
J11	RESET_b	RESET_b								
G11	ADC0_SE8	ADC0_SE8	PTB0/ LLWU_P5	12C0_SCL	FTM1_CH0			FTM1_QD_ PHA		
G10	ADC0_SE9	ADC0_SE9	PTB1	I2C0_SDA	FTM1_CH1			FTM1_QD_ PHB		
G9	ADC0_SE12	ADC0_SE12	PTB2	I2C0_SCL	UARTO_RTS_b			FTM0_FLT3		
G8	ADC0_SE13	ADC0_SE13	PTB3	I2C0_SDA	UARTO_CTS_ b/ UARTO_COL_b			FTM0_FLT0		
D10	DISABLED		PTB10	SPI1_PCS0	UART3_RX			FTM0_FLT1		
C10	DISABLED		PTB11	SPI1_SCK	UART3_TX			FTM0_FLT2		
B11	DISABLED		PTB12	UART3_RTS_b	FTM1_CH0	FTM0_CH4		FTM1_QD_ PHA		
C11	DISABLED		PTB13	UART3_CTS_b	FTM1_CH1	FTM0_CH5		FTM1_QD_ PHB		

54

Kinetis K21D Sub-Family Data Sheet, Rev6, 04/2014.

Freescale Semiconductor, Inc.



121 MAP BGA	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
B10	DISABLED		PTB16	SPI1_SOUT	UARTO_RX			EWM_IN	FTM_CLKIN0	
E9	DISABLED		PTB17	SPI1_SIN	UARTO_TX			EWM_OUT_b	FTM_CLKIN1	
D9	DISABLED		PTB18		FTM2_CH0	I2S0_TX_BCLK				
C9	DISABLED		PTB19		FTM2_CH1	I2S0_TX_FS				
В9	ADC0_SE14	ADC0_SE14	PTC0	SPI0_PCS4	PDB0_EXTRG			I2S0_TXD1		
D8	ADC0_SE15	ADC0_SE15	PTC1/ LLWU_P6	SPI0_PCS3	UART1_RTS_b	FTM0_CH0		12S0_TXD0		
C8	ADC0_SE4b/ CMP1_IN0	ADC0_SE4b/ CMP1_IN0	PTC2	SPI0_PCS2	UART1_CTS_b	FTM0_CH1		I2S0_TX_FS		
B8	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	CLKOUT	I2S0_TX_BCLK		
G3	VSS	VSS								
E5	VDD	VDD								
A8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3		CMP1_OUT		
D7	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ALT2	12S0_RXD0		CMP0_OUT	FTM0_CH2	
C7	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB0_EXTRG	I2S0_RX_ BCLK		I2S0_MCLK		
B7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN	USB_SOF_ OUT	I2S0_RX_FS				
A7	CMP0_IN2	CMP0_IN2	PTC8			I2S0_MCLK				
D6	CMP0_IN3	CMP0_IN3	PTC9			I2S0_RX_ BCLK		FTM2_FLT0		
C6	DISABLED		PTC10	I2C1_SCL		I2S0_RX_FS				
C5	DISABLED		PTC11/ LLWU_P11	I2C1_SDA		12S0_RXD1				
B6	DISABLED		PTC12							
A6	DISABLED		PTC13							
D5	DISABLED		PTC16		UART3_RX					
C4	DISABLED		PTC17		UART3_TX					
D4	DISABLED		PTD0/ LLWU_P12	SPI0_PCS0	UART2_RTS_b					
D3	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK	UART2_CTS_b					
C3	DISABLED		PTD2/ LLWU_P13	SPI0_SOUT	UART2_RX	I2C0_SCL				
B3	DISABLED		PTD3	SPI0_SIN	UART2_TX	I2C0_SDA				
A3	ADC0_SE21	ADC0_SE21	PTD4/ LLWU_P14	SPI0_PCS1	UARTO_RTS_b	FTM0_CH4		EWM_IN		
A2	ADC0_SE6b	ADC0_SE6b	PTD5	SPI0_PCS2	UARTO_CTS_ b/ UARTO_COL_b	FTM0_CH5		EWM_OUT_b		



#### **Pinout**

121 MAP BGA	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
B2	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI0_PCS3	UART0_RX	FTM0_CH6		FTM0_FLT0		
A1	ADC0_SE22	ADC0_SE22	PTD7	CMT_IRO	UART0_TX	FTM0_CH7		FTM0_FLT1		
F3	NC	NC								
H1	NC	NC								
H2	NC	NC								
J1	NC	NC								
J2	NC	NC								
J3	NC	NC								
НЗ	NC	NC								
K4	NC	NC								
H6	NC	NC								
J9	NC	NC								
J4	NC	NC								
H11	NC	NC								
F11	NC	NC								
E11	NC	NC								
D11	NC	NC								
E10	NC	NC								
F10	NC	NC								
F9	NC	NC								
F8	NC	NC								
E8	NC	NC								
E7	NC	NC								
F7	NC	NC								
A5	NC	NC								
B5	NC	NC								
B4	NC	NC								
A4	NC	NC								
A9	NC	NC								
B1	NC	NC								
C2	NC	NC								
C1	NC	NC								
D2	NC	NC								
D1	NC	NC								
E1	NC	NC								



#### 5.2 K21 Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.

	1	2	3	4	5	6	7	8	9	10	11	
Α	PTD7	PTD5	PTD4/ LLWU_P14	NC	NC	PTC13	PTC8	PTC4/ LLWU_P8	NC	PTE19	PTE18	А
В	NC	PTD6/ LLWU_P15	PTD3	NC	NC	PTC12	PTC7	PTC3/ LLWU_P7	PTC0	PTB16	PTB12	В
С	NC	NC	PTD2/ LLWU_P13	PTC17	PTC11/ LLWU_P11	PTC10	PTC6/ LLWU_P10	PTC2	PTB19	PTB11	PTB13	С
D	NC	NC	PTD1	PTD0/ LLWU_P12	PTC16	PTC9	PTC5/ LLWU_P9	PTC1/ LLWU_P6	PTB18	PTB10	NC	D
E	NC	PTE2/ LLWU_P1	PTE1/ LLWU_P0	PTE0	VDD	VDD	NC	NC	PTB17	NC	NC	Е
F	USB0_DP	USB0_DM	NC	PTE3	VDDA	VSSA	NC	NC	NC	NC	NC	F
G	VOUT33	VREGIN	vss	PTE5	VREFH	VREFL	vss	PTB3	PTB2	PTB1	PTB0/ LLWU_P5	G
н	NC	NC	NC	PTE17	TAMPER1	NC	PTE4/ LLWU_P2	PTA1	PTA3	PTA17	NC	н
J	NC	NC	NC	NC	TAMPER2	PTA0	PTA2	PTA4/ LLWU_P3	NC	PTA16	RESET_b	J
К	ADC0_DP0	ADC0_DM0	PTE16	NC	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	VBAT	PTA5	PTA12	PTA14	VSS	PTA19	К
L	ADC0_DP3	ADC0_DM3	VREF_OUT/ CMP1_IN5/ CMP0_IN5	XTAL32	EXTAL32	VSS	TAMPER0/ RTC_ WAKEUP_B	PTA13/ LLWU_P4	PTA15	VDD	PTA18	L
	1	2	3	4	5	6	7	8	9	10	11	ı

Figure 25. K21 121 MAPBGA Pinout Diagram

# 6 Ordering parts



## 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PK21 and MK21

#### 7 Part identification

## 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 7.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

## 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	M = Fully qualified, general market flow     P = Prequalification
K##	Kinetis family	• K21
А	Key attribute	<ul> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>
М	Flash memory type	N = Program flash only     X = Program flash and FlexMemory
FFF	Program flash memory size	<ul> <li>32 = 32 KB</li> <li>64 = 64 KB</li> <li>128 = 128 KB</li> <li>256 = 256 KB</li> <li>512 = 512 KB</li> <li>1M0 = 1 MB</li> <li>2M0 = 2 MB</li> </ul>

Table continues on the next page...



Field	Description	Values
R	Silicon revision	<ul> <li>Z = Initial</li> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>
Т	Temperature range (°C)	<ul> <li>V = -40 to 105</li> <li>C = -40 to 85</li> </ul>
PP	Package identifier	<ul> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>FT = 48 QFN (7 mm x 7 mm)</li> <li>LF = 48 LQFP (7 mm x 7 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>LK = 80 LQFP (12 mm x 12 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> <li>MC = 121 MAPBGA (8 mm x 8 mm)</li> <li>LQ = 144 LQFP (20 mm x 20 mm)</li> <li>MD = 144 MAPBGA (13 mm x 13 mm)</li> </ul>
СС	Maximum CPU frequency (MHz)	<ul> <li>5 = 50 MHz</li> <li>7 = 72 MHz</li> <li>10 = 100 MHz</li> <li>12 = 120 MHz</li> <li>15 = 150 MHz</li> <li>16 = 168 MHz</li> <li>18 = 180 MHz</li> </ul>
N	Packaging type	R = Tape and reel (Blank) = Trays

## 7.4 Example

This is an example part number:

MK21DN512VMC5

## 7.5 Small package marking

In an effort to save space, small package devices use special marking on the chip. These markings have the following format:

#### Q##CFTPP

This table lists the possible values for each field in the part number for small packages (not all combinations are valid):



#### Terminology and guidelines

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
##	Kinetis family	<ul><li>1# = K11/K12</li><li>2# = K21/K22</li></ul>
С	Speed	• G = 50 MHz
F	Flash memory configuration	<ul> <li>G = 128 KB + Flex</li> <li>H = 256 KB + Flex</li> <li>9 = 512 KB</li> </ul>
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	• MC = 121 MAPBGA

This tables lists some examples of small package marking along with the original part numbers:

Original part number	Alternate part number
MK21DX128VMC5	M21GGVMC
MK21DX256VMC5	M21GHVMC
MK21DN512VMC5	M21G9VMC

# 8 Terminology and guidelines

## 8.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

## 8.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V



### 8.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

#### 8.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/ pulldown current	10	130	μΑ

#### 8.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

### **8.3.1 Example**

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

### 8.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.




# 8.4.1 Example

This is an example of an operating rating:


Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	-0.3	1.2	V

# 8.5 Result of exceeding a rating





## 8.6 Relationship between ratings and operating requirements



## 8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

### 8.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.




#### 8.8.1 **Example 1**

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

### 8.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



## 8.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):



Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
$V_{DD}$	3.3 V supply voltage	3.3	V

# 9 Revision History

The following table provides a revision history for this document.

**Table 43. Revision History** 

Rev. No.	Date	Substantial Changes
1	6/2012	Alpha customer release.
2	7/2012	<ul> <li>Updated section "Power consumption operating behaviors".</li> <li>Updated section "Flash timing specifications — program and erase".</li> <li>Updated section "Flash timing specifications — commands".</li> <li>Removed the 32K ratio from "Write endurance" in section "Reliability specifications".</li> <li>Updated IDDstby maximum value in section "VREG electrical specifications".</li> <li>Added the charts in section "Diagram: Typical IDD_RUN operating behavior".</li> </ul>
3	8/2012	<ul> <li>Updated section "Power consumption operating behaviors".</li> <li>Updated section "EMC radiated emissions operating behaviors".</li> <li>Updated section "MCG specifications".</li> <li>Added applicable notes in section "Signal Multiplexing and Pin Assignments".</li> </ul>
4	12/2012	<ul> <li>Updated section "Power consumption operating behaviors"</li> <li>Updated section "MCG specifications"</li> <li>Updated section "16-bit ADC operating conditions"</li> <li>Added section "Small package marking"</li> </ul>
5	01/2014	<ul> <li>Updated supported part numbers.</li> <li>Updated section "Power mode transition operating behaviors"</li> <li>Updated section "MCG specifications"</li> <li>Updated section "Oscillator DC electrical specifications"</li> <li>Updated section "Oscillator frequency specifications"</li> </ul>
6	03/2014	Initial public release





How to Reach Us:

Home Page: freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere.

©2012-2014 Freescale Semiconductor, Inc.

Document number: K21P121M50SF4V2 Revision 6, 04/2014



