

JLHF4MR120RD3E7DN

LD3 Half-Bridge Module with SiC Trench MOSFET




Features

- Electrical features
 - Silicon Carbide MOSFET
 - Maximum junction temperature 175°C
 - Low Inductive Layout
 - High current density
 - Low switching losses
- Mechanical features
 - Package with CTI >200
 - Solderable Pins
 - Isolated copper baseplate using AMB technology



LD3 Pack

MARKING DIAGRAM



Typical Applications

- EV Chargers
- Industrial Automation & Testing
- Solar

JINLAN

= Company Name

JLHF4MR120RD3E7DN

= Specific Device Code

YYWW

= Year and Work Week Code


XXXXX

= Serial Number

QR code

= Custom Assembly Information

Description





Package Insulation coordination

Parameter	Symbol	Note or test condition	Values	Unit
Isolation test voltage	V_{ISOL}	RMS, f=50Hz, t=60s	4.0	kV
Internal isolation		basic insulation(class 1, IEC 61140)	Si_3N_4	
Comparative tracking index (electrical)	CTI		>200	
RTI Elec.	RTI	housing	140	°C

Package Characteristic values

Parameter	Symbol	Note or test condition		Values			Unit
				Min.	Typ.	Max.	
Stray Inductance	L_{CE}			--	20	--	nH
Module Lead Resistance, Terminal to Chip	R_{CC+EE}	$T_c=25^{\circ}C$, per switch		--	0.80	--	mΩ
Storage Temperature Range	T_{STG}			-40		125	°C
M	Mounting torque for module mounting	-Mounting according to valid application note	M5, Screw	3.0	--	6.0	Nm
M	Terminal connection torque	-Mounting according to valid application note	M6, Screw	2.5	--	5.0	Nm
Weight	G			--	340	--	g



SIC MOSFET

Absolute Maximum Ratings (T_c = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Value	Unit
V _{DSS}	Drain-source voltage	T _{vj} =25°C	1200	V
I _{DN}	Implemented drain current	V _{GS} =18V T _c = 25°C	450	A
I _{DDC}	Continuous DC drain current	Collector Current @T _{vj} =175°C, V _{GS} =18V, T _c =65°C	400	A
I _{DRM}	Repetitive peak drain current	verified by design, t _p limited by T _{vj max}	900	A
V _{GS max}	Gate-source voltage, max. transient voltage	AC (f >1Hz)	-8 / +21	V
V _{GS OP}	Gate-source voltage, max.static voltage (Recommended)		-3 / +18	V

Characteristics (T_c = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
R _{DS(on)}	Drain-source on-resistance	V _{GS} = 18 V, I _{DN} =400A, T _{vj} = 25°C	--	2.65	--	mΩ
		V _{GS} = 18 V, I _{DN} = 400 A, T _{vj} =150°C	--	3.45	--	
V _{GS(TH)}	Gate Threshold Voltage	V _{GS} = V _{DS} , I _D =100 mA, T _{vj} = 25°C	2.0	--	3.0	V
I _{DSS}	Drain-Source Leakage Current	V _{GS} = -3V, V _{DS} =1200V	--	30	100	μA
I _{GSS}	Gate-Source Leakage Current	V _{GS} = -4V, V _{DS} = 0V	--	4	100	nA
I _{GSS}	Gate-Source Leakage Current	V _{GS} = +18V, V _{DS} = 0V	--	1	100	nA
R _{Gint}	Internal Gate Resistance	f = 1 MHz	--	1.1	--	Ω
C _{ISS}	Input Capacitance	V _{GS} = 0 V, f = 100kHz, V _{DS} = 800V	--	27.2	--	pF
C _{OSS}	Output capacitance		--	1.76	--	pF
C _{RSS}	Reverse Transfer Capacitance		--	95.2	--	pF
Q _G	Total Gate Charge	V _{GS} = -3/18 V, V _{DS} = 800 V, I _{DS} = 400 A	--	304.8	--	nC
t _{d(on)}	Turn-On Delay Time	T _J = 25°C V _{GS} = -5/15V, V _{DS} = 600 V, I _{DS} = 400 A, R _{Gon} =4.7Ω, R _{Goff} = 4.7Ω Inductive load	--	102.4	--	ns
t _r	Rise Time		--	180	--	
t _{d(off)}	Turn-off Delay Time		--	223.2	--	
t _f	Fall Time		--	77.6	--	
E _{on}	Turn-On Switching Loss per Pulse		--	12.8	--	mJ
E _{off}	Turn Off Switching Loss per Pulse		--	20	--	
t _{d(on)}	Turn-On Delay Time	T _J = 150°C V _{GS} = -5/15V, V _{DS} = 600 V, I _{DS} = 400 A, R _{Gon} =4.7Ω, R _{Goff} = 4.7Ω Inductive load	--	TBD	--	ns
t _r	Rise Time		--	TBD	--	
t _{d(off)}	Turn-off Delay Time		--	TBD	--	
t _f	Fall Time		--	TBD	--	
E _{on}	Turn-On Switching Loss per Pulse		--	TBD	--	mJ
E _{off}	Turn Off Switching Loss per Pulse		--	TBD	--	
R _{thJC}	Thermal resistance	Junction-to-Case (per MOS)	--	0.104	--	K/W
T _{vj op}		Temperature under switching conditions	-40		175 ¹⁾	°C

1) T_{vj op} > 175°C is only allowed for operation at overload conditions.




Reverse Diode Characteristics (Tc=25℃ unless otherwise noted)

Symbol	Parameter	Test Condition		Value			Unit
				Min	Typ	Max	
VSD	Diode Forward Voltage	VGS= -3V, ISD= 200A	Tvj = 25 °C	--	4.7	--	V
			Tvj = 150 °C	--	4.3	--	V

NTC Characteristics

Symbol	Parameter	Note or Test Condition	Value			Unit
			Min	Typ	Max	
R25	Rated Resistance	Tc = 25℃	--	5	--	kΩ
ΔR/R	Deviation of R100	Tc=100 °C,R100=493Ω	-5	--	5	%
P25	Power Dissipation	Tc = 25℃	--	--	20	mW
B25/50	B-value	$R_2=R_{25} \exp[B_{25/50}(1/T_2- 1/(298.15K))]$	--	3375	--	K
B25/80	B-value	$R_2=R_{25} \exp[B_{25/80}(1/T_2- 1/(298.15K))]$	--	3411	--	K
B25/100	B-value	$R_2=R_{25} \exp[B_{25/100}(1/T_2- 1/(298.15K))]$	--	3433	--	K

CIRCUIT DIAGRAM





REVISION HISTORY

Document version	Date of release	Description of changes
Rev.00	2025-05-27	Preliminary Data



ATTENTION

■ Any and all Jinlan power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your Jinlan Power Semiconductor representative nearest you before using any Jinlan power products described or contained herein in such applications.

■ Jinlan Power Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all Jinlan power modules described or contained herein.

■ Specifications of any and all Jinlan power products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■ Jinlan Power Semiconductor (Wuxi).co.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

■ In the event that any or all Jinlan power products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

■ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of Jinlan Power Semiconductor (Wuxi).co.,LTD.

■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Jinlan Power Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the Jinlan power product that you intend to use.

■ This catalog provides information as of May.2025. specifications and information herein are subject to change without notice.