


- No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles
- Can support up to 133-MHz bus operations with zero wait states
 - Data is transferred on every clock
- Pin compatible and functionally equivalent to ZBT™ devices
- Internally self-timed output buffer control to eliminate the need to use OE
- Registered inputs for flow-through operation
- Byte Write capability
- 3.3V/2.5V I/O power supply (V_{DDQ})
- Fast clock-to-output times
 - 6.5 ns (for 133-MHz device)
- Clock Enable ($\overline{CEN}$) pin to enable clock and suspend operation
- Synchronous self-timed writes
- Asynchronous Output Enable
- Available in JEDEC-standard and lead-free 100-Pin TQFP, lead-free and non lead-free 119-Ball BGA package and 165-Ball FBGA package
- Three chip enables for simple depth expansion.
- Automatic Power-down feature available using ZZ mode or C deselect
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- Burst Capability—linear or interleaved burst order
- Low standby power

Selection Guide


Description	
Maximum Access Time	
Maximum Operating Current	
Maximum CMOS Standby Current	

Note

1. For best-practices recommendations, please refer to the Cypress application notes.



Document Number: 38-05539 Rev. *F



Document Number: 38-05539 Rev. *F

Pin Configurations	5
Pin Definitions	9
Functional Overview	10
Single Read Accesses	10
Burst Read Accesses	10
Single Write Accesses	10
Burst Write Accesses	11
Sleep Mode	11
Interleaved Burst Address Table	
(MODE = Floating or VDD)	11
Linear Burst Address Table (MODE = GND)	11
ZZ Mode Electrical Characteristics	11
Truth Table	12
Partial Truth Table for Read/Write	12
Truth Table for Read/Write	12
IEEE 1149.1 Serial Boundary Scan (JTAG)	13
Disabling the JTAG Feature	13
TAP Controller State Diagram	13
Test Access Port (TAP)	13
TAP Controller Block Diagram	13
PERFORMING A TAP RESET	14
TAP REGISTERS	14
TAP Instruction Set	14
TAP Timing	15
TAP AC Switching Characteristics	15
3.3V TAP AC Test Conditions	16


Document Number: 38-05539 Rev. *F

BYTE C

BYTE D

CY

Document Number: 38-05539 Rev. *F



A	V _{DDQ}	A	A
B	NC/576M	CE ₂	A
C	NC/1G	A	A
D	DQ _C	DQP _C	V _{SS}
E	DQ _C	DQ _C	V _{SS}
F	V _{DDQ}	DQ _C	V _{SS}
G	DQ _C	DQ _C	$\overline{\text{BW}}_{\text{C}}$
H	DQ _C	DQ _C	V _{SS}
J	V _{DDQ}	V _{DD}	NC
K	DQ _D	DQ _D	V _{SS}
L	DQ _D	DQ _D	$\overline{\text{BW}}_{\text{D}}$
M	V _{DDQ}	DQ _D	V _{SS}
N	DQ _D	DQ _D	V _{SS}
P	DQ _D	DQP _D	V _{SS}
R	NC/144M	A	MODE
T	NC	NC/72M	A
U	V _{DDQ}	TMS	TDI

CY7C1357

	1	2	3
A	V _{DDQ}	A	A
B	NC/576M	CE ₂	A
C	NC/1G	A	A
D	DQ _B	NC	V _{SS}
E	NC	DQ _B	V _{SS}
F	V _{DDQ}	NC	V _{SS}
G	NC	DQ _B	$\overline{\text{BW}}_{\text{B}}$
H	DQ _B	NC	V _{SS}
J	V _{DDQ}	V _{DD}	NC
K	NC	DQ _B	V _{SS}
L	DQ _B	NC	V _{SS}
M	V _{DDQ}	DQ _B	V _{SS}
N	DQ _B	NC	V _{SS}
P	NC	DQP _B	V _{SS}
R	NC/144M	A	MODE
T	NC/72M	A	A
U	V _{DDQ}	TMS	TDI

A	NC/576M	A	CE ₁	BW _C	BW _B
B	NC/1G	A	CE2	BW _D	BW _A
C	DQP _C	NC	V _{DDQ}	V _{SS}	V _{SS}
D	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V _{SS}
E	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V _{SS}
F	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V _{SS}
G	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V _{SS}
H	NC	NC	NC	V _{DD}	V _{SS}
J	DQ _D	DQ _D	V _{DDQ}	V _{DD}	V _{SS}
K	DQ _D	DQ _D	V _{DDQ}	V _{DD}	V _{SS}
L	DQ _D	DQ _D	V _{DDQ}	V _{DD}	V _{SS}
M	DQ _D	DQ _D	V _{DDQ}	V _{DD}	V _{SS}
N	DQP _D	NC	V _{DDQ}	V _{SS}	NC
P	NC/144M	NC/72M	A	A	TDI
R	MODE	NC/36M	A	A	TMS

CY7C1357C

	1	2	3	4	5
A	NC/576M	A	$\overline{\text{CE}}_1$	$\overline{\text{BW}}_B$	NC
B	NC/1G	A	CE2	NC	$\overline{\text{BW}}_A$
C	NC	NC	V _{DDQ}	V _{SS}	V _{SS}
D	NC	DQ _B	V _{DDQ}	V _{DD}	V _{SS}
E	NC	DQ _B	V _{DDQ}	V _{DD}	V _{SS}
F	NC	DQ _B	V _{DDQ}	V _{DD}	V _{SS}
G	NC	DQ _B	V _{DDQ}	V _{DD}	V _{SS}
H	NC	NC	NC	V _{DD}	V _{SS}
J	DQ _B	NC	V _{DDQ}	V _{DD}	V _{SS}
K	DQ _B	NC	V _{DDQ}	V _{DD}	V _{SS}
L	DQ _B	NC	V _{DDQ}	V _{DD}	V _{SS}
M	DQ _B	NC	V _{DDQ}	V _{DD}	V _{SS}
N	DQP _B	NC	V _{DDQ}	V _{SS}	NC
P	NC/144M	NC/72M	A	A	TDI
R	MODE	NC/36M	A	A	TMS

Document Number: 38-05539 Rev. *F

TMS	JTAG serial input Synchronous	Serial data-In to the JTAG is not being utilized, this is available on TQFP package.
TCK	JTAG Clock	Clock input to the JTAG be connected to V _{SS} . The
NC	–	No Connects. Not internal Mbit, 576 Mbit and 1G are die.
V _{SS} /DNU	Ground/DNU	This pin can be connected

Functional Overview

The CY7C1355C/CY7C1357C is a synchronous flow-through burst SRAM designed specifically to eliminate wait states during Write-Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal ($\overline{\text{CEN}}$). If $\overline{\text{CEN}}$ is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with $\overline{\text{CEN}}$. Maximum access delay from the clock rise (t_{CDV}) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three Chip Enables ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$) active at the rising edge of the clock. If Clock Enable ($\overline{\text{CEN}}$) is active LOW and $\overline{\text{ADV/LD}}$ is asserted LOW, the address presented to the device will be latched. The access can either be a Read or Write operation, depending on the status of the Write Enable ($\overline{\text{WE}}$). BW_X can be used to conduct Byte Write operations.

Write operations are qualified by the Write Enable ($\overline{\text{WE}}$). Address writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Enables ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$) and an asynchronous Output Enable ($\overline{\text{OE}}$) simplify depth expansion. Address operations (Reads, Writes, and Deselects) are pipeline operations. $\overline{\text{ADV/LD}}$ should be driven LOW once the device has been deselected in order to load a new address for the next operation.

Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text{CEN}}$ is asserted LOW, (2) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ are ALL asserted active, (3) the Write Enable input signal $\overline{\text{WE}}$ is deasserted HIGH, and 4) $\overline{\text{ADV/LD}}$ is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 7.5 ns (133-MHz device) provided $\overline{\text{OE}}$ is active LOW. After the first clock of the read access, the output buffers are controlled by $\overline{\text{OE}}$ and the internal control logic. $\overline{\text{OE}}$ must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (Read/Write/Deselect) can be initiated. When

Document Number: 38-05539 Rev. *F

tri-state the output drivers. As a safety precaution, DQs and DQP_X are automatically tri-stated during the data portion of a write cycle, regardless of the state of OE.

Burst Write Accesses

The CY7C1355C/CY7C1357C has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the Chip Enables ($\overline{CE}_1$, CE_2 , and $\overline{CE}_3$) and WE inputs are ignored and the burst counter is incremented. The correct BW_X input must be driven in each cycle of the burst write, in order to write the correct bytes of data.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation “sleep” mode. Two clock cycles are required to enter into or exit from this “sleep” mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the “sleep” mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the “sleep” mode. $\overline{CE}_1$, CE_2 , and $\overline{CE}_3$, must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

ZZ Mode Electrical Characteristics

Parameter	Description
I _{DDZZ}	Sleep mode standby current
t _{ZZS}	Device operation to ZZ
t _{ZZREC}	ZZ recovery time
t _{ZZI}	ZZ active to sleep current
t _{RZZI}	ZZ Inactive to exit sleep current

Deselect Cycle	None	X	X
Deselect Cycle	None	X	L
Continue Deselect Cycle	None	X	X
READ Cycle (Begin Burst)	External	L	H
READ Cycle (Continue Burst)	Next	X	X
NOP/DUMMY READ (Begin Burst)	External	L	H
DUMMY READ (Continue Burst)	Next	X	X
WRITE Cycle (Begin Burst)	External	L	H
WRITE Cycle (Continue Burst)	Next	X	X
NOP/WRITE ABORT (Begin Burst)	None	L	H
WRITE ABORT (Continue Burst)	Next	X	X
IGNORE CLOCK EDGE (Stall)	Current	X	X
SLEEP MODE	None	X	X

Notes

2. X = "Don't Care." H = Logic HIGH, L = Logic LOW. $\overline{BW}_x = L$ signifies at least one $\overline{BW}_x$ is asserted, see Truth Table for details.
3. Write is defined by $\overline{BW}_x$ and $\overline{WE}$. See Truth Table for Read/Write.
4. When a Write cycle is detected, all I/Os are tri-stated, even during Byte Write.
5. The DQs and DQP_x pins are controlled by the current cycle and the $\overline{OE}$ signal.
6. $\overline{CEN} = H$, inserts wait states.
7. Device will power-up deselected and the I/Os in a tri-state condition, regardless of $\overline{OE}$.
8. $\overline{OE}$ is asynchronous and is not sampled with the clock rise. It is masked in Sleep Mode. $\overline{OE}$ is inactive or when the device is deselected, and DQs and DQP_x = data bus.

Partial Truth Table for Read/Write^[2, 3, 9]

Function (CY7C1355C)	$\overline{WE}$
Read	H
Write No bytes written	L
Write Byte A – (DQ _A and DQP _A)	L
Write Byte B – (DQ _B and DQP _B)	L
Write Byte C – (DQ _C and DQP _C)	L
Write Byte D – (DQ _D and DQP _D)	L
Write All Bytes	L

Truth Table for Read/Write^[2, 3, 9]

Function (CY7C1357C)
Read
Write - No bytes written
Write Byte A – (DQ _A and DQP _A)
Write Byte B – (DQ _B and DQP _B)
Write All Bytes

Note

9. Table only lists a partial listing of the byte write combinations. Any combination not listed is a tri-state condition.

Document Number: 38-05539 Rev. *F


the set of functions required for full 1149.1 compliance. The functions from the IEEE specification are excluded because the inclusion places an added delay in the critical speed path of the SRAM. Note the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 full compliant TAPs. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1355C/CY7C1357C contains a TAP controller with an instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW(Vss) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to VDD through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of the TCK.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuit. Only one register can be selected at a time through the

instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (VS) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTENDED SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the balls are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register


The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired in the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definition table.

Document Number: 38-05539 Rev. *F

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the

TAP Timing



TAP AC Switching Characteristics Over the Operating Temperature Range

Parameter	Description
Clock	
t_{TCYC}	TCK Clock Cycle Time
t_{TF}	TCK Clock Frequency
t_{TH}	TCK Clock HIGH Time
t_{TL}	TCK Clock LOW Time
Output Times	
t_{TDOV}	TCK Clock LOW to TDO Valid
t_{TDOX}	TCK Clock LOW to TDO Invalid
Set-up Times	
t_{TMSS}	TMS Set-Up to TCK Clock Rise
t_{TDIS}	TDI Set-Up to TCK Clock Rise
t_{CS}	Capture Set-Up to TCK Rise
Hold Times	
t_{TMSH}	TMS Hold after TCK Clock Rise
t_{TDIH}	TDI Hold after Clock Rise
t_{CH}	Capture Hold after Clock Rise


Notes

10. t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data input.

11. Test conditions are specified using the load in TAP AC Test Conditions. t_{pL}

Output reference levels 1.5V
Test load termination supply voltage 1.5V

3.3V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics And Operating Conditions (noted)^[12]

Parameter	Description	Conditions
V _{OH1}	Output HIGH Voltage	I _{OH} = -4.0 mA, V _{DD} = 3.3V I _{OH} = -1.0 mA, V _{DD} = 1.5V
V _{OH2}	Output HIGH Voltage	I _{OH} = -100 μA
V _{OL1}	Output LOW Voltage	I _{OL} = 8.0 mA
		I _{OL} = 8.0 mA
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA
V _{IH}	Input HIGH Voltage	
V _{IL}	Input LOW Voltage	
I _X	Input Load Current	GND ≤ V _{IN} ≤ V _{DD}

Identification Register Definitions

Instruction Field	CY7C1355C (256Kx36)	Comments
Revision Number (31:29)	010	
Device Depth (28:24)	01010	
Device Width (23:18)	001001	
Cypress Device ID (17:12)	100110	
Cypress JEDEC ID Code (11:1)	00000110100	
ID Register Presence Indicator (0)	1	

Note
12. All voltages referenced to V_{SS} (GND).

ID	
Boundary Scan Order (119-ball BGA package)	
Boundary Scan Order (165-ball FBGA package)	

Identification Codes

Instruction	Code	
EXTEST	000	Captures I/O ring content Forces all SRAM outputs
IDCODE	001	Loads the ID register with TDO. This operation does
SAMPLE Z	010	Captures I/O ring content Forces all SRAM output
RESERVED	011	Do Not Use: This instruct
SAMPLE/PRELOAD	100	Captures I/O ring content Does not affect SRAM o function and is therefore
RESERVED	101	Do Not Use: This instruct
RESERVED	110	Do Not Use: This instruct
BYPASS	111	Places the bypass regist operations.

Document Number: 38-05539 Rev. *F

2	H4	$\overline{WE}$	38	T5	A
3	M4	$\overline{CEN}$	39	T3	A
4	F4	$\overline{OE}$	40	R2	A
5	B4	ADV/ $\overline{LD}$	41	R3	MODE
6	G4	A	42	P2	DQP _D
7	C3	A	43	P1	DQ _D
8	B3	A	44	L2	DQ _D
9	D6	DQP _B	45	K1	DQ _D
10	H7	DQ _B	46	N2	DQ _D
11	G6	DQ _B	47	N1	DQ _D
12	E6	DQ _B	48	M2	DQ _D
13	D7	DQ _B	49	L1	DQ _D
14	E7	DQ _B	50	K2	DQ _D
15	F6	DQ _B	51	Internal	Internal
16	G7	DQ _B	52	H1	DQ _C
17	H6	DQ _B	53	G2	DQ _C
18	T7	ZZ	54	E2	DQ _C
19	K7	DQ _A	55	D1	DQ _C
20	L6	DQ _A	56	H2	DQ _C
21	N6	DQ _A	57	G1	DQ _C
22	P7	DQ _A	58	F2	DQ _C
23	N7	DQ _A	59	E1	DQ _C
24	M6	DQ _A	60	D2	DQP _C
25	L7	DQ _A	61	C2	A
26	K6	DQ _A	62	A2	A
27	P6	DQP _A	63	E4	$\overline{CE}_1$
28	T4	A	64	B2	CE_2
29	A3	A	65	L3	$\overline{BW}_D$
30	C5	A	66	G3	$\overline{BW}_C$
31	B5	A	67	G5	$\overline{BWB}$
32	A5	A	68	L5	$\overline{BW}_A$
33	C6	A	69	B6	$\overline{CE}_3$
34	A6	A			
35	P4	A0			
36	N4	A1			

Document Number: 38-05539 Rev. *F

2	B7	$\overline{WE}$	38	P4	A
3	A7	$\overline{CEN}$	39	R3	A
4	B8	$\overline{OE}$	40	P3	A
5	A8	ADV/ $\overline{LD}$	41	R1	MODE
6	A9	A	42	N1	DQP _D
7	B10	A	43	L2	DQ _D
8	A10	A	44	K2	DQ _D
9	C11	DQP _B	45	J2	DQ _D
10	E10	DQ _B	46	M2	DQ _D
11	F10	DQ _B	47	M1	DQ _D
12	G10	DQ _B	48	L1	DQ _D
13	D10	DQ _B	49	K1	DQ _D
14	D11	DQ _B	50	J1	DQ _D
15	E11	DQ _B	51	Internal	Internal
16	F11	DQ _B	52	G2	DQ _C
17	G11	DQ _B	53	F2	DQ _C
18	H11	ZZ	54	E2	DQ _C
19	J10	DQ _A	55	D2	DQ _C
20	K10	DQ _A	56	G1	DQ _C
21	L10	DQ _A	57	F1	DQ _C
22	M10	DQ _A	58	E1	DQ _C
23	J11	DQ _A	59	D1	DQ _C
24	K11	DQ _A	60	C1	DQP _C
25	L11	DQ _A	61	B2	A
26	M11	DQ _A	62	A2	A
27	N11	DQP _A	63	A3	CE ₁
28	R11	A	64	B3	CE ₂
29	R10	A	65	B4	BW _D
30	P10	A	66	A4	$\overline{BW}_C$
31	R9	A	67	A5	$\overline{BW}_B$
32	P9	A	68	B5	$\overline{BW}_A$
33	R8	A	69	A6	$\overline{CE}_3$
34	P8	A			
35	R6	A0			
36	P6	A1			

Document Number: 38-05539 Rev. *F

Power Applied –55°C to +125°C
Supply Voltage on V_{DD} Relative to GND –0.5V to +4.6V
Supply Voltage on V_{DDQ} Relative to GND –0.5V to +V_{DD}
DC Voltage Applied to Outputs
in Tri-State –0.5V to V_{DDQ} + 0.5V

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions
V _{DD}	Power Supply Voltage	
V _{DDQ}	I/O Supply Voltage	for 3.3V I/O for 2.5V I/O
V _{OH}	Output HIGH Voltage	for 3.3V I/O, I _{OH} = –4.0 mA for 2.5V I/O, I _{OH} = –1.0 mA
V _{OL}	Output LOW Voltage	for 3.3V I/O, I _{OL} = 8.0 mA for 2.5V I/O, I _{OL} = 1.0 mA
V _{IH}	Input HIGH Voltage ^[13]	for 3.3V I/O for 2.5V I/O
V _{IL}	Input LOW Voltage ^[13]	for 3.3V I/O for 2.5V I/O
I _X	Input Leakage Current except ZZ and MODE	GND ≤ V _I ≤ V _{DDQ}
	Input Current of MODE	Input = V _{SS}
		Input = V _{DD}
	Input Current of ZZ	Input = V _{SS} Input = V _{DD}
I _{OZ}	Output Leakage Current	GND ≤ V _I ≤ V _{DDQ} , Output = V _I
I _{DD}	V _{DD} Operating Supply Current	V _{DD} = Max., I _{OUT} = 0 mA f = f _{MAX} = 1/t _{CYC}
I _{SB1}	Automatic CE Power-down Current—TTL Inputs	V _{DD} = Max, Device Description Table V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX} , inputs switching
I _{SB2}	Automatic CE Power-down Current—CMOS Inputs	V _{DD} = Max, Device Description Table V _{IN} ≤ 0.3V or V _{IN} ≥ V _{DD} , f = 0, inputs static
I _{SB3}	Automatic CE Power-down Current—CMOS Inputs	V _{DD} = Max, Device Description Table V _{IN} ≤ 0.3V or V _{IN} ≥ V _{DD} , f = f _{MAX} , inputs switching
I _{SB4}	Automatic CE Power-down Current—TTL Inputs	V _{DD} = Max, Device Description Table V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = 0, inputs static

Notes
13. Overshoot: V_{IH}(AC) < V_{DD} +1.5V (Pulse width less than t_{CYC}/2), undershoot: V_{IL}(AC) > V_{SS} –1.5V (Pulse width less than t_{CYC}/2)
14. T_{Power-up}: Assumes a linear ramp from 0V to V_{DD}(min.) within 200 ms. Duration of power-up is not specified.


C _{I/O}	Input/Output Capacitance	V _{DDQ}
------------------	--------------------------	------------------

Thermal Resistance^[15]


Parameter	Description	Test Co
Θ _{JA}	Thermal Resistance (Junction to Ambient)	Test condition standard test
Θ _{JC}	Thermal Resistance (Junction to Case)	procedures for thermal impe EIA/JESD51.

AC Test Loads and Waveforms

3.3V I/O Test Load



2.5V I/O Test Load




Note
 15. Tested initially and after any design or process change that may affect th

Clock	
t_{CYC}	Clock Cycle Time
t_{CH}	Clock HIGH
t_{CL}	Clock LOW
Output Times	
t_{CDV}	Data Output Valid after CLK Rise
t_{DOH}	Data Output Hold after CLK Rise
t_{CLZ}	Clock to Low-Z ^[19, 20, 21]
t_{CHZ}	Clock to High-Z ^[19, 20, 21]
t_{OEV}	$\overline{OE}$ LOW to Output Valid
t_{OELZ}	$\overline{OE}$ LOW to Output Low-Z ^[19, 20, 21]
t_{OEHZ}	$\overline{OE}$ HIGH to Output High-Z ^[19, 20, 21]
Set-up Times	
t_{AS}	Address Set-up before CLK Rise
t_{ALS}	$\overline{ADV/LD}$ Set-up before CLK Rise
t_{WES}	$\overline{WE}$, $\overline{BW_X}$ Set-up before CLK Rise
t_{CENS}	$\overline{CEN}$ Set-up before CLK Rise
t_{DS}	Data Input Set-up before CLK Rise
t_{CES}	Chip Enable Set-Up before CLK Rise
Hold Times	
t_{AH}	Address Hold after CLK Rise
t_{ALH}	$\overline{ADV/LD}$ Hold after CLK Rise
t_{WEH}	$\overline{WE}$, $\overline{BW_X}$ Hold after CLK Rise
t_{CENH}	$\overline{CEN}$ Hold after CLK Rise
t_{DH}	Data Input Hold after CLK Rise
t_{CEH}	Chip Enable Hold after CLK Rise

Notes

16. Timing reference level is 1.5V when $V_{DDQ} = 3.3V$ and is 1.25V when $V_{DDQ} = 1.8V$.
17. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
18. This part has a voltage regulator internally; t_{POWER} is the time that the power can be initiated.
19. t_{CHZ} , t_{CLZ} , t_{OELZ} , and t_{OEHZ} are specified with AC test conditions shown in (a) of AC Test Loads.
20. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} on the data bus. These specifications do not imply a bus contention condition, but they do require the device to achieve High-Z prior to Low-Z under the same system conditions.
21. This parameter is sampled and not 100% tested.


Document Number: 38-05539 Rev. *F



 DON'T CARE


Notes

22. For this waveform ZZ is tied LOW.
23. When $\overline{CE}$ is LOW, $\overline{CE}_1$ is LOW, CE_2 is HIGH and $\overline{CE}_3$ is LOW. When $\overline{CE}$ is HIGH, $\overline{CE}_1$ is HIGH, CE_2 is LOW and $\overline{CE}_3$ is HIGH.
24. Order of the Burst sequence is determined by the status of the MODE (0 = Sequential, 1 = Random).



Note

25. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates $\overline{CEN}$ being



Notes


26. Device must be deselected when entering ZZ mode. See truth table for all
27. DQs are in high-Z when exiting ZZ sleep mode.


Document Number: 38-05539 Rev. *F

Speed (MHz)	Ordering Code	Package Diagram	
133	CY7C1355C-133AXC	51-85050	100-Pin Thin Q
	CY7C1357C-133AXC		
	CY7C1355C-133BGC	51-85115	119-ball Ball G
	CY7C1355C-133BGXC		
	CY7C1357C-133AXI	51-85050	100-Pin Thin Q
100	CY7C1357C-100AXC	51-85050	100-Pin Thin Q
	CY7C1355C-100BGC	51-85115	119-ball Ball G
	CY7C1357C-100BZC	51-85180	165-ball Fine-P


Package Diagrams

100 Pin Thin Plastic Quad





Document Number: 38-05539 Rev. *F



Document Number: 38-05539 Rev. *F

**	242032	See ECN	RKF	New data s
*A	332059	See ECN	PCI	Changed B Removed d Removed 1 Changed I _D Changed I _S Address exp per JEDEC Modified V _C Corrected I _S or V _{IN} ≤ V _{IL}) Changed Θ 6.13 °C/W respectively Changed Θ, °C/W respectively Changed Θ °C/W respe Added lead Packages Updated Or Changed fro
*B	351895	See ECN	PCI	Changed I _S Updated Or
*C	377095	See ECN	PCI	Modified tes
*D	408298	See ECN	RXU	Changed ad “3901 North Modified “In Electrical C Changed th Replaced P Information Updated Or
*E	501793	See ECN	VKN	Added the M Changed t _T Switching C Updated the
*F	2896585	03/20/2010	NJY	Removed o diagram, da section.

Document Number: 38-05539 Rev. *F

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

© Cypress Semiconductor Corporation, 2006-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation makes no warranty, express or implied, for any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any warranty for medical, life support, life saving, critical control or safety applications, unless pursuant to an express agreement with Cypress. It is the user's responsibility to verify the appropriateness of any critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The use of such components in life-support systems without the express written permission of Cypress application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation. Cypress hereby grants to licensee the right to use, copy, modify, and distribute the Source Code in connection with the integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or any other use of the Source Code without the express written permission of Cypress is prohibited.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, FOR THE USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN. CYPRESS ASSUMES NO LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN. THE USER ASSUMES ALL RISK OF SUCH USE AND IN DOING SO INDEMNIFIES CYPRESS AGAINST ALL CHARGES.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05539 Rev. *F

NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Cypress Semiconductor Corporation. All other trademarks are the trademarks of their respective holders.