9300/DM9300 4-Bit Parallel-Access Shift Register

General Description

The 9300 4-bit registers feature parallel inputs, parallel outputs, JK serial inputs, shift/load control input, and a direct overriding clear. The registers have two modes of operation: parallel (broadside) load and shift (in direction QA toward Qn).

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flops, and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the JK inputs. These inputs permit the first stage to perform as a JK, D or T-type flip-flop as shown in the function table. These shift registers are fully compatible with most other TTL and DTL families. All inputs, including the clock, are buffered to lower the drive requirements to one normalized Series 54/74 load.


Features

- Fully buffered inputs
- Direct overriding clear

TL/F/6600-1

- Synchronous parallel load
- Parallel inputs and outputs from each flip-flop
- Positive edge-triggered clocking
- J and K inputs to first stage
- Typical shift frequency—39 MHz

Connection Diagram



Order Number 9300DMQB. 9300FMQB or DM9300N See NS Package Number J16A, N16E or W16A

SERIAL INPUTS

Function Table

Inputs							Outputs						
Clear	Shift/ Load	Clock	Serial			Parallel			٥.		0-		QD
			J	Ŕ	P0	P1	P2	Р3	QA	СВ	QC	QD	ΨD
٦	Х	Х	х	Х	X	Х	Х	X	L	L	L	L	Н
Н	L	↑	X	Х	a	b	С	d	а	b	С	d	₫
Н	Н	Ĺ	l x	Х	х	Х	Х	Х	Q _{A0}	Q _{B0}	Q_{C0}	Q_{D0}	\overline{Q}_{D}
Н	Н	↑	L	Н	×	Х	Х	Х	QAO	QAO	Q _{Bn}	QCn	QC
н	Н	↑	L	L	X	Х	Х	Х	Ĺ	QAn	Q _{Bn}	QCn	αc
н	Н	↑	Н	Н	х	Х	Х	X	н	QAn	QBn	QCn	αc
н	н	∱	Н	L	x	X	X	Х	QΔn	Qan	Qen	Qua	ā

P3

PARALLEL INPUTS

- H = High Level (Steady State)
- L = Low Level (Steady State)
- X = Don't Care
- ↑ = Transition from low-to-high level
- a, b, c, d, = The level of steady state input at P0, P1, P2, or P3 respectively.
- Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} = The level of Q_A, Q_B, Q_C, or Q_D, respectively before the indicated steady state input conditions were established.
- Q_{An}, Q_{Bn}, Q_{Cn} = The level of Q_A, Q_B, Q_C, respectively, before the most recent ↑ transition of the clock.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Storage Temperature Range -65°C to +150°C

Operating Free Air Temperature Range

Military -55°C to +125°C Commercial 0°C to +70°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units	
Oyill DOI	ratamoto	Min 4.5	Nom 5	Max 5.5	Min	Nom 5	Max 5.25	V	
Vcc	Supply Voltage				4.75				
V _{IH}	High Level Input Voltage		2			2			٧
VIL	Low Level Input Voltage				0.8			0.8	٧
loн	High Level Output Current				-0.48			-0.8	mA
loL	Low Level Output Current				9.6			16	mA
fCLK	Clock Frequency (Note 5)		0		30	0		30	MHz
t _W Pulse Widt (Note 5)	Pulse Width	Clock	17			16	11		ns
	(Note 5)	Clear	25			30	15		"
tsu	Setup Time	S/L	36			30	13		
	(Note 5)	Data	18			20	13		ns
		Clear	36			30	13		
t _H	Data Hold Time (Note 5)		0			0	-11		ns
t _{REL}	S/L Release Time (Notes 1 and 5)		10			10			ns
TA	Free Air Operating Temperature		-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condit	ions	Min	Typ (Note 2)	Max	Units	
VI	Input Clamp Voltage	V _{CC} = Min, I ₁ =			-1.5	٧		
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$		2.4			٧	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$				0.4	٧	
l ₁	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA	
ŀΗ	High Level Input Current	V _{CC} = Max,	Input			40		
		V _I = 2.4V	CP Input			80	μΑ	
			PE Input			92		
ILL	Low Level Input Current	V _{CC} = Max,	Input			-1.6		
		$V_I = 0.4V$	CP Input			-3.2	mA.	
			PE Input			-3.7		
los	Short Circuit	V _{CC} = Max	MIL	-20		-80	mA	
	Output Current	(Note 3)	СОМ	-18		-55		
Icc	Supply Current	V _{CC} = Max	MIL			86	mA	
		(Note 4)	СОМ			92		

Note 1: RELEASE TIME: t_{RELEASE} is defined as the maximum time allowed for the logic level to be present at the logic input prior to the clock transition from low to high in order for the flip-flop(s) not to respond.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 3: Not more than one output should be shorted at a time.

Note 4: With all outputs open, SHIFT/LOAD grounded, and 4.5V applied to J, K, and data inputs, I_{CC} is measured by applying momentary ground, then 4.5V to CLEAR, and then to CLOCK.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Symbol		From (input) To (Output)	Mili	tary	Comr	Units	
	Parameter		$R_L = 400\Omega$, C _L = 15 pF	$R_L = 400\Omega$		
		10 (Output)	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		30		30		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output		20		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output		24		26	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Output		37		30	ns

