www.ti.com

SCAS692F-APRIL 2003-REVISED APRIL 2007

#### **FEATURES**

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of up to -40°C to 85°C, -40°C to 125°C and -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Member of the Texas Instruments Widebus™
   Family
- State-of-the-Art Advanced BiCMOS
   Technology (ABT) Design for 3.3-V Operation
   and Low Static-Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

#### 48 20E 10E 1Y1 **1**2 47∏ 1A1 1Y2 🛮 3 46 🛛 1A2 GND [ 45 ¶ GND 1Y3 **∏** 5 44**∏** 1A3 1Y4 **∏**6 43 1A4 42 V<sub>CC</sub> $V_{CC}$ 8 41 2A1 2Y1 2Y2 **9** 40 🛮 2A2 GND 110 39 | GND 38 🛮 2A3 2Y3 🛮 11 2Y4 112 37 **□** 2A4 3Y1 113 36 🛮 3A1 3Y2 [ 14 35 3A2 GND 15 34 GND 33 A3 3Y3 **∏** 16 3Ү4 П 17 32**∏** 3A4 18 31 V<sub>CC</sub> $V_{CC}$ **1**19 4Y1 30 4A1 29 **1** 4A2 4Y2 [] 20

GND ∏21

4Y3 **1**22

4Y4 [ 23

24

4<del>OE</del> [

28∏ GND

27**∏** 4A3

26 **4**A4

25 🛮 3<del>0E</del>

DGG, DGV, OR DL PACKAGE

(TOP VIEW)

#### DESCRIPTION/ORDERING INFORMATION

The SN74LVTH16244A is a 16-bit buffer and line driver designed for low-voltage (3.3 V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. This device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides true outputs and symmetrical active-low output-enable  $(\overline{OE})$  inputs.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

## SN74LVTH16244A-EP 3.3-V ABT 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS


SCAS692F-APRIL 2003-REVISED APRIL 2007



When  $V_{CC}$  is between 0 V and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

# GQL OR ZQL PACKAGE (TOP VIEW)



# TERMINAL ASSIGNMENTS<sup>(1)</sup> (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1 <del>OE</del>	NC	NC	NC	NC	2 <del>OE</del>
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
Е	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	V <sub>CC</sub>	V <sub>CC</sub>	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	4 <del>OE</del>	NC	NC	NC	NC	3 <del>OE</del>

(1) NC - No internal connection

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAGE	(2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
-40°C to 125°C	SSOP - DL	Tape and reel	CLVTH16244AQDLREP	LH16244AEP		
	TSSOP - DGG	Tape and reel	CLVTH16244AQDGGREP	LH16244AEP		
	TVSOP - DGV	Tape and reel	CLVTH16244AIDGVREP	LL244AEP		
–40°C to 85°C	VFBGA – GQL	Tone and real	CLVTH162244AIGQLREP	LL 244AED		
	VFBGA – ZQL (Pb-free)	Tape and reel	CLVTH16244AIZQLREP	LL244AEP		
–55°C to 125°C	TSSOP - DGG	Tape and reel	CLVTH16244AMDGGREP	H16244AMEP		

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.


<sup>(2)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



# FUNCTION TABLE (each 4-bit buffer)

INP	JTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	X	Z

### **LOGIC DIAGRAM (POSITIVE LOGIC)**



Pin numbers shown are for the DGG, DGV, and DL packages.

## SN74LVTH16244A-EP 3.3-V ABT 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS692F-APRIL 2003-REVISED APRIL 2007



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V	
V <sub>I</sub>	Input voltage range <sup>(2)</sup>	tage range $^{(2)}$ range applied to any output in the high-impedance or power-off state $^{(2)}$ range applied to any output in the high state $^{(2)}$ into any output in the low state  SN74LVTH16244AQ SN74LVTH16244AQ SN74LVTH16244AQ SN74LVTH16244AQ SN74LVTH16244AI  where $^{(3)}$ into any output in the high state $^{(3)}$ The current $^{(3)}$ Up o $^{(3)}$ Up o $^{(3)}$ Up o $^{(4)}$ The thermal impedance $^{(4)}$ The package  DL package  DL package		7	V	
Vo	Voltage range applied to any output in the high-impe	dance or power-off state <sup>(2)</sup>	-0.5	7	V	
Vo	Voltage range applied to any output in the high state	(2)	-0.5	V <sub>CC</sub> + 0.5	V	
	Compart into any autout in the law state	SN74LVTH16244AQ		96	A	
IO	Current into any output in the low state	SN74LVTH16244AI		128	mA	
	Compart into any authorities the bigh state (3)	SN74LVTH16244AQ		48	A	
IO	Current into any output in the high state (9)	SN74LVTH16244AI		64	mA	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		64 -50		
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA	
		DGG package		70		
0	Dackage thermal impedance (4)	DGV package		58	°C/W	
$\theta_{JA}$	Package thermal impedance (*)	DL package		63	-0/00	
		GQL/ZQL package		42		
T <sub>stg</sub>	Storage temperature range		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.7	3.6	V
V <sub>IH</sub>	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	V
VI	Input voltage			5.5	V
		SN74LVTH16244AQ		-24	
I <sub>OH</sub>	High-level output current	SN74LVTH16244AI		-32	mA
011		SN74LVTH16244AM		-24	
		SN74LVTH16244AQ		24	
I <sub>OL</sub>	Low-level output current	SN74LVTH16244AI		64	mA
		SN74LVTH16244AM		24	
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	·	200		μs/V
		SN74LVTH16244AQ	-40	125	
T <sub>A</sub>	Operating free-air temperature	SN74LVTH16244AI	-40	85	-
		SN74LVTH16244AM	-55	125	

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

 <sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 (3) This current flows only when the output is in the high state and V<sub>O</sub> > V<sub>CC</sub>.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.





#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CONDIT	TONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IK}$		$I_I = -18 \text{ mA}$		2.7 V			-1.2	V
		$I_{OH} = -100 \mu A$		2.7 V to 3.6 V	V <sub>CC</sub> - 0.2			
		$I_{OH} = -8 \text{ mA}$		2.7 V	2.4			
			'LVTH16244AQ		2			
		I <sub>OH</sub> = -24 mA	'LVTH16244AI					.,
$V_{OH}$			'LVTH16244AM	0.17	2			V
			'LVTH16244AQ	3 V				
		$I_{OH} = -32 \text{ mA}$	'LVTH16244AI		2			
			'LVTH16244AM					
		I <sub>OL</sub> = 100 μA					0.2	
		I <sub>OL</sub> = 24 mA		2.7 V			0.5	
		I <sub>OL</sub> = 16 mA					0.4	
			'LVTH16244AQ					
$V_{OL}$		I <sub>OL</sub> = 32 mA	'LVTH16244AI				0.5	V
			'LVTH16244AM	3 V				
			'LVTH16244AQ	1				
		I <sub>OL</sub> = 64 mA	'LVTH16244AI				0.55	
			'LVTH16244AM					
			'LVTH16244AQ				50	
		V <sub>I</sub> = 5.5 V	'LVTH16244AI	0 V or 3.6 V			10	
		·	'LVTH16244AM				50	
I <sub>I</sub>	Control	$V_I = V_{CC}$ or GND					±1	μΑ
	inputs			3.6 V				
	Data	$V_I = V_{CC}$		3.0 V			1	
	inputs	V <sub>I</sub> = 0 V					<b>–</b> 5	
			'LVTH16244AQ					
I <sub>off</sub>		$V_I$ or $V_O = 0 V$ to 4.5 V	'LVTH16244AI	0 V			±100	μΑ
	1		'LVTH16244AM					
		V <sub>I</sub> = 0.8 V		3 V	75			
		V <sub>I</sub> = 2 V			-75			
I <sub>I(hold)</sub>	Data		'LVTH16244AQ					μΑ
(((()))	inputs	V <sub>I</sub> = 0 V to 3.6 V	'LVTH16244AI	3.6 V <sup>(2)</sup>			500 -750	
			'LVTH16244AM					
I <sub>OZH</sub>		V <sub>O</sub> = 3 V		3.6 V			5	μΑ
I <sub>OZL</sub>		V <sub>O</sub> = 0.5 V		3.6 V			-5	μΑ
I <sub>OZPU</sub>		$V_O = 0.5 \text{ V to 3 V}, \overline{OE} = Don't \text{ or } V_O = 0.5 \text{ V}$	care	0 V to 1.5 V			±100	μA
I <sub>OZPD</sub>		$V_O = 0.5 \text{ V to 3 V}, \overline{OE} = Don't \text{ or } V_O = 0.5 \text{ V}$		1.5 V to 0 V			±100	μΑ
			Outputs high				0.19	
I <sub>CC</sub>		$I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs low	3.6 V			5	mA
		AI = ACC OI GIAD	Outputs disabled	<u> </u>			0.19	
ΔI <sub>CC</sub> <sup>(3)</sup>		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND		3 V to 3.6 V	0.2		0.2	mA
C <sub>i</sub>		V <sub>I</sub> = 3 V or 0 V				4		pF

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>(3)</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

## SN74LVTH16244A-EP 3.3-V ABT 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS692F-APRIL 2003-REVISED APRIL 2007



## **Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
C <sub>o</sub>	$V_O = 3 \text{ V or } 0 \text{ V}$			9		pF


### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN7	SN74LVTH16244AQ/M				SN74LVTH16244AI					
PARAMETER	FROM (INPUT)			$V_{CC}$ = 3.3 V $\pm$ 0.3 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V			V <sub>CC</sub> = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
t <sub>PLH</sub>	Α		1.1	4.4		4.6	1.2	2.5	3.2		3.7	ns	
t <sub>PHL</sub>	^	ī	1.1	3.6		3.9	1.2	2	3.2		3.7	113	
t <sub>PZH</sub>	ŌĒ	Y	1.1	4.6		5.4	1.2	2.6	4		5	no	
t <sub>PZL</sub>	OE		1.1	5.4		6.2	1.2	2.7	4		5	ns	
t <sub>PHZ</sub>	ŌĒ		1.6	5.7		6.2	2.2	3.3	4.5		5	ne	
t <sub>PLZ</sub>	OL	r	1.2	5		4.7	2	3.1	4.2		4.4	ns	
t <sub>sk(o)</sub>									0.5			ns	



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





15-Apr-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
8W244AMDGGREPG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	H16244AMEP	Samples
CLVTH16244AIDGVREP	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LL244AEP	Samples
CLVTH16244AMDGGREP	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	H16244AMEP	Samples
CLVTH16244AQDGGREP	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LH16244AEP	Samples
CLVTH16244AQDLREP	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LH16244AEP	Samples
V62/04601-01XE	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LH16244AEP	Samples
V62/04601-01YE	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LH16244AEP	Samples
V62/04601-02ZE	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LL244AEP	Samples
V62/04601-03YE	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	H16244AMEP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.





15-Apr-2017

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVTH16244A-EP:

Catalog: SN74LVTH16244A

Military: SN54LVTH16244A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Mar-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All dimensions are nominal	All ulliensions are nonlina												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant	
CLVTH16244AIDGVREP	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1	
CLVTH16244AMDGGREP	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1	
CLVTH16244AQDGGREP	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1	
CLVTH16244AQDLREP	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1	

www.ti.com 11-Mar-2017



\*All dimensions are nominal

7 til dilliciololio die Hollindi							
Device	Package Type	ge Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
CLVTH16244AIDGVREP	TVSOP	DGV	48	2000	367.0	367.0	38.0
CLVTH16244AMDGGREP	TSSOP	DGG	48	2000	367.0	367.0	45.0
CLVTH16244AQDGGREP	TSSOP	DGG	48	2000	367.0	367.0	45.0
CLVTH16244AQDLREP	SSOP	DL	48	1000	367.0	367.0	55.0

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

## DL (R-PDSO-G48)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.