

2-Mbit (128 K × 16) Static RAM

Features

■ Temperature ranges

☐ Industrial: –40 °C to 85 °C ☐ Automotive-A: –40 °C to 85 °C

☐ Automotive-A: —40 °C to 35 °C

■ Pin and function compatible with CY7C1011BV33

■ High speed

 \Box t_{AA} = 10 ns (Industrial and Automotive-A)

 \Box t_{AA} = 12 ns (Automotive-E)

■ Low active power

□ 360 mW (max) (Industrial and Automotive-A)

■ 2.0 V data retention

■ Automatic power down when deselected

■ Independent control of upper and lower bits

- Easy memory expansion with Chip Enable (CE) and Output Enable (OE) features
- Available in Pb-free 44-pin thin small outline package (TSOP) II, 44-pin thin quad flat package (TQFP), and non Pb-free 48-ball very fine-pitch ball grid array (VFBGA) packages

Functional Description


The CY7C1011CV33 is a high performance complementary metal oxide semiconductor (CMOS) static RAM organized as 131,072 words by 16 bits. This device has an automatic power down feature that significantly reduces power consumption when deselected.

To write to the device, take $\overline{\text{CE}}$ and Write Enable ($\overline{\text{WE}}$) inputs LOW. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from I/O pins (I/O $_0$ through I/O $_7$), is written into the location specified on the address pins (A $_0$ through A $_16$). If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from I/O pins (I/O $_8$ through I/O $_15$) is written into the location specified on the address pins (A $_0$ through A $_16$).

To read from the device, take \overline{CE} and \overline{OE} LOW while forcing the Write Enable (WE) HIGH. If \overline{BLE} is LOW, then data from the memory location specified by the address pins appear on I/O_0 to I/O_7 . If Byte High Enable (BHE) is LOW, then data from memory appears on I/O_8 to I/O_{15} . For more information, see the Truth Table on page 10 for a complete description of Read and Write modes.

The input and output pins (I/O $_0$ through I/O $_{15}$) are <u>placed</u> in a high impedance state when <u>the</u> device is des<u>elected</u> (CE HIGH), the outputs are <u>disabled</u> (OE HIGH), the BHE and <u>BLE</u> are <u>disabled</u> (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

Logic Block Diagram







Contents

| Pin Configuration | 3 |
|-----------------------------|---|
| Selection Guide | |
| Maximum Ratings | |
| Operating Range | |
| Electrical Characteristics | |
| Capacitance | 6 |
| Thermal Resistance | |
| AC Test Loads and Waveforms | 6 |
| Switching Characteristics | 7 |
| Switching Waveforms | |
| Truth Table | |

| Ordering Information | 11 |
|---|----|
| Ordering Code Definitions | |
| Package Diagrams | |
| Acronyms | |
| Document Conventions | |
| Units of Measure | 14 |
| Document History Page | 15 |
| Sales, Solutions, and Legal Information | |
| Worldwide Sales and Design Support | |
| Products | |
| PSoC Solutions | 16 |



Pin Configuration

Figure 1. 44-pin TSOP II [1]





Figure 2. 44-pin TQFP



Note

NC pins are not connected on the die.



Selection Guide

| Description | -10 | -12 | Unit | |
|--------------------------------------|--------------|-----|------|----|
| Maximum access time | | 10 | 12 | ns |
| Maximum operating current Industrial | | 100 | 95 | mA |
| | Automotive-A | 100 | _ | mA |
| | Automotive-E | _ | 120 | mA |
| Maximum CMOS standby current | Industrial | 10 | 10 | mA |
| | Automotive-A | 10 | _ | mA |
| | Automotive-E | _ | 15 | mA |

Document Number: 38-05232 Rev. *M Page 4 of 16



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature -65 °C to +150 °C Ambient temperature with power applied -55 °C to +125 °C Supply voltage on V_{CC} relative to GND^[2].....-0.5 V to +4.6 V DC voltage applied to outputs in High Z state^[2]-0.5 V to V_{CC}+ 0.5 V

| Current into outputs (LOW) | 20 mA |
|----------------------------|----------|
| Static discharge voltage | > 2001 V |
| Latch up current | > 200 mA |

Operating Range

| Range | Ambient Temperature (T _A) | V _{CC} |
|---------------|--|-----------------|
| Industrial | –40 °C to +85 °C | 3.3 V ± 10% |
| Automotive-A | -40 °C to +85 °C | |
| Automotive -E | -40 °C to +125 °C | |

Electrical Characteristics

Over the Operating Range

| Davamatav | Description | Test Conditions | | | -10 | | -12 | |
|------------------|----------------------------------|---|--------------|------|-----------------------|------|-----------------------|------|
| Parameter | Description | | | | Max | Min | Max | Unit |
| V _{OH} | Output HIGH voltage | V_{CC} = Min, I_{OH} = -4.0 mA | | 2.4 | _ | 2.4 | _ | V |
| V _{OL} | Output LOW voltage | V_{CC} = Min, I_{OL} = 8.0 mA | | _ | 0.4 | _ | 0.4 | V |
| V _{IH} | Input HIGH voltage | | | 2.0 | V _{CC} + 0.3 | 2.0 | V _{CC} + 0.3 | V |
| V _{IL} | Input LOW voltage ^[2] | | | -0.3 | 0.8 | -0.3 | 0.8 | V |
| I _{IX} | Input leakage current | $GND \le V_I \le V_{CC}$ | Industrial | -1 | +1 | -1 | +1 | μΑ |
| | | | Automotive-A | -1 | +1 | _ | _ | |
| | | | Automotive-E | _ | - | -20 | +20 | |
| I _{OZ} | Output leakage current | $\begin{array}{l} \text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ \text{Output disabled} \end{array}$ | Industrial | -1 | +1 | -1 | +1 | μΑ |
| | | | Automotive-A | -1 | +1 | _ | _ | |
| | | | Automotive-E | - | _ | -20 | +20 | |
| I _{CC} | V _{CC} operating supply | $V_{CC} = Max$, $I_{OUT} = 0$ mA, $f = f_{MAX} = 1/t_{RC}$ | Industrial | - | 100 | _ | 95 | mΑ |
| | current | | Automotive-A | - | 100 | _ | _ | 1 |
| | | | Automotive-E | - | _ | _ | 120 | |
| I _{SB1} | Automatic CE power | Max V _{CC} , CE ≥ V _{IH} , | Industrial | - | 40 | _ | 40 | mΑ |
| | down current —TTL Inputs | $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$ | Automotive-A | - | 40 | _ | _ | |
| " | Imputs | | Automotive-E | - | _ | _ | 45 | |
| I _{SB2} | Automatic CE power | Max V_{CC} , $\overline{CE} \ge V_{CC} - 0.3 \text{ V}$, | Industrial | - | 10 | _ | 10 | mA |
| | down current — CMOS | $V_{IN} \ge V_{CC} - 0.3 \text{ V, or}$ $V_{IN} \le 0.3 \text{ V, f} = 0$ | Automotive-A | _ | 10 | _ | _ | 1 |
| | inputs | V _{IN} ≤ 0.3 v, 1 = 0 | Automotive-E | _ | _ | _ | 15 | |

Note

Document Number: 38-05232 Rev. *M Page 5 of 16

^{2.} $V_{\rm IL}$ (min) = -2.0 V for pulse durations of less than 20 ns.



Capacitance


| Parameter [3] | Description | Test Conditions | Max | Unit |
|------------------|--------------------|--|-----|------|
| C _{IN} | Input capacitance | $T_A = 25 ^{\circ}\text{C}$, $f = 1 \text{MHz}$, $V_{CC} = 3.3 \text{V}$ | 8 | pF |
| C _{OUT} | Output capacitance | | 8 | pF |


Thermal Resistance


| Parameter [3] | Description | Test Conditions | 44-pin TSOP II | 44-pin TQFP | Unit |
|-------------------|---------------------------------------|---|----------------|-------------|------|
| Θ_{JA} | | Still air, soldered on a 3 x 4.5 inch, four-layer printed circuit board | 44.56 | 42.66 | °C/W |
| $\Theta_{\sf JC}$ | Thermal resistance (Junction to case) | | 10.75 | 14.64 | °C/W |


AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms [4]









Notes

- Tested initially and after any design or process changes that may affect these parameters.
 AC characteristics (except High Z) for 10-ns parts are tested using the load conditions shown in Figure 3 (a). All other speeds are tested using the Thevenin load shown in Figure 3 (b). High Z characteristics are tested for all speeds using the test load shown in Figure 3 (d).



Switching Characteristics

Over the Operating Range

| - . [5] | | | 10 | -12 | | | |
|-----------------------------------|---|-------------------------|-----|-----|-----|-----|------|
| Parameter [5] | Description | on - | Min | Max | Min | Max | Unit |
| Read Cycle | | 1 | | | | | |
| t _{power} ^[6] | V _{CC} (typical) to the first access | | 1 | _ | 1 | _ | μS |
| t _{RC} | Read cycle time | | 10 | _ | 12 | _ | ns |
| t _{AA} | Address to data valid | | _ | 10 | _ | 12 | ns |
| t _{OHA} | Data hold from address change | | 3 | _ | 3 | _ | ns |
| t _{ACE} | CE LOW to data valid | | _ | 10 | - | 12 | ns |
| t _{DOE} | OE LOW to data valid | Industrial/Automotive-A | _ | 5 | - | 6 | ns |
| | | Automotive-E | _ | _ | _ | 8 | 1 |
| t _{LZOE} | OE LOW to Low Z ^[7] | | 0 | _ | 0 | _ | ns |
| t _{HZOE} | OE HIGH to High Z ^[7, 8] | | _ | 5 | _ | 6 | ns |
| t _{LZCE} | CE LOW to Low Z ^[7] | | 3 | _ | 3 | _ | ns |
| t _{HZCE} | CE HIGH to High Z ^[7, 8] | | _ | 5 | _ | 6 | ns |
| t _{PU} | CE LOW to power up | 0 | _ | 0 | _ | ns | |
| t _{PD} | CE HIGH to power down | | _ | 10 | _ | 12 | ns |
| t _{DBE} | Byte enable to data valid | Industrial/Automotive-A | _ | 5 | _ | 6 | ns |
| | | Automotive-E | _ | _ | _ | 8 | 1 |
| t _{LZBE} | Byte enable to Low Z | | 0 | _ | 0 | _ | ns |
| t _{HZBE} | Byte disable to High Z | | _ | 5 | _ | 6 | ns |
| Write Cycle [9 | , 10] | | | • | • | • | _ |
| t _{WC} | Write cycle time | | 10 | _ | 12 | _ | ns |
| t _{SCE} | CE LOW to write end | | 7 | _ | 8 | _ | ns |
| t _{AW} | Address setup to write end | | 7 | _ | 8 | _ | ns |
| t _{HA} | Address hold from write end | | 0 | _ | 0 | _ | ns |
| t _{SA} | Address setup to write start | 0 | _ | 0 | _ | ns | |
| t _{PWE} | WE pulse width | | 7 | _ | 8 | _ | ns |
| t _{SD} | Data setup to write end | | 5 | _ | 6 | _ | ns |
| t _{HD} | Data hold from write end | | 0 | _ | 0 | _ | ns |
| t _{LZWE} | WE HIGH to Low Z ^[7] | 3 | _ | 3 | _ | ns | |
| t _{HZWE} | WE LOW to High Z ^[7, 8] | | _ | 5 | - | 6 | ns |
| t _{BW} | Byte enable to end of write | | 7 | _ | 8 | _ | ns |

Notes

- 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.

- test conditions assume signal transition time of 3 is of less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.
 t_{POWER} gives the minimum amount of time that the power supply is at typical V_{CC} values until the first memory access is performed.
 At any temperature and voltage condition, t_{HZCE} is less than t_{LZOE}, t_{HZOE}, and t_{HZWE} is less than t_{LZWE} for any device.
 t_{HZOE}, t_{HZE}, t_{HZE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (d) of Figure 3 on page 6. Transition is measured ±500 mV from steady state voltage
 The internal write time of the memory is defined by the overlap of CE LOW, WE LOW, and BHE/BLE LOW. CE, WE, and BHE/BLE must be LOW to initiate a write. The transition of these signals terminate the write. The input data setup and hold timing is referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.

Page 7 of 16 Document Number: 38-05232 Rev. *M



Switching Waveforms

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [11, 12]





Figure 5. Read Cycle No. 2 (OE Controlled) [12, 13]



Notes

^{11. &}lt;u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u>, and/or <u>BLE</u> = V_{IL}.

12. <u>WE</u> is HIGH for read cycle.

13. Address valid prior to or coincident with <u>CE</u> transition LOW.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (CE Controlled) [14, 15]





Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)




^{14.} Data I/O is high impedance if OE, BHE, and/or BLE = V_{IH}.

15. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, LOW)



Truth Table


| CE | OE | WE | BLE | BHE | I/O ₀ –I/O ₇ | I/O ₈ -I/O ₁₅ | Mode | Power |
|----|----|----|-----|-----|------------------------------------|-------------------------------------|----------------------------|----------------------------|
| Н | X | Х | X | X | High Z | High Z | Power down | Standby (I _{SB}) |
| L | L | Η | L | L | Data Out | Data Out | Read – all bits | Active (I _{CC}) |
| L | L | Η | L | Ι | Data Out | High Z | Read – lower bits only | Active (I _{CC}) |
| L | L | Η | Ι | L | High Z | Data Out | Read – upper bits only | Active (I _{CC}) |
| L | X | L | L | L | Data In | Data In | Write – all bits | Active (I _{CC}) |
| L | X | L | L | Ι | Data In | High Z | Write – lower bits only | Active (I _{CC}) |
| L | Х | L | Н | L | High Z | Data In | Write – upper bits only | Active (I _{CC}) |
| L | Н | Н | Χ | Χ | High Z | High Z | Selected, outputs disabled | Active (I _{CC}) |



Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|---------------------|--------------------|--------------------------|--------------------|
| 10 | CY7C1011CV33-10ZSXA | 51-85087 | 44-pin TSOP II (Pb-free) | Automotive-A |
| 12 | CY7C1011CV33-12AXI | 51-85064 | 44-pin TQFP (Pb-free) | Industrial |
| | CY7C1011CV33-12ZSXE | 51-85087 | 44-pin TSOP II (Pb-free) | Automotive-E |

Ordering Code Definitions




Document Number: 38-05232 Rev. *M Page 11 of 16



Package Diagrams


Figure 9. 44-pin TSOP Z44-II, 51-85087






Package Diagrams (continued)

Figure 10. 44-pin TQFP (10 × 10 × 1.4 mm) A44S, 51-85064






NOTE:

- 1. JEDEC STD REF MS-026
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
 MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
 BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS

SIONS IN MILLIMETERS



51-85064 *E

Document Number: 38-05232 Rev. *M Page 13 of 16



Acronyms

| Acronym | Description |
|---------|---|
| BHE | byte high enable |
| BLE | byte low enable |
| CMOS | complementary metal oxide semiconductor |
| CE | chip enable |
| I/O | input/output |
| OE | output enable |
| SRAM | static random access memory |
| TQFP | thin quad flat pack |
| TSOP | thin small outline package |
| TTL | transistor-transistor logic |
| VFBGA | very fine-pitch ball gird array |
| WE | write enable |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | | |
|--------|-----------------|--|--|--|
| °C | degree Celsius | | | |
| MHz | megahertz | | | |
| μΑ | microampere | | | |
| μs | microsecond | | | |
| mA | milliampere | | | |
| mm | millimeter | | | |
| ms | millisecond | | | |
| mV | millivolt | | | |
| mW | milliwatt | | | |
| ns | nanosecond | | | |
| % | percent | | | |
| pF | pico farad | | | |
| V | volt | | | |
| W | watt | | | |

Document Number: 38-05232 Rev. *M Page 14 of 16



Document History Page

| Document Title: CY7C1011CV33, 2-Mbit (128 K × 16) Static RAM Document Number: 38-05232 | | | | | |
|--|---------|--------------------|--------------------|--|--|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change | |
| ** | 117132 | HGK | 07/31/02 | New Data Sheet | |
| *A | 118057 | HGK | 08/19/02 | Pin configuration for 48-ball FBGA correction | |
| *B | 119702 | DFP | 10/11/02 | Updated FBGA to VFBGA; updated package code on page 8 to BV48A. Updated address pinouts on page 1 to A0 to A16. Updated CMOS standby current on page 1 from 8 to 10 mA | |
| *C | 386106 | PCI | See ECN | Added lead-free parts in Ordering Information Table | |
| *D | 498501 | NXR | See ECN | Corrected typo in the Logic Block Diagram on page# 1 Included the Maximum Ratings for Static Discharge Voltage and Latch up Current on page# 3 Changed the description of I _{IX} from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated the Ordering Information Table | |
| *E | 522620 | VKN | See ECN | Added Thermal Resistance Table | |
| *F | 1891366 | VKN/AESA | See ECN | Added -10ZSXA part Updated Ordering Information table | |
| *G | 2428606 | VKN/PYRS | See ECN | Corrected typo in the 44-Pin TSOP and 48-Ball FBGA pinout Removed Commercial parts Removed 15 ns speed bin Removed inactive parts from the Ordering Information table | |
| *H | 2664421 | VKN/AESA | 02/25/09 | Added Automotive-E specs for 12 ns speed Updated Ordering Information table | |
| * | 2898399 | KAO/AJU | 03/24/2010 | Updated Package Diagrams | |
| *J | 2950666 | VKN | 06/11/2010 | Included "CY7C1011CV33-12BVXE" in Ordering Information Added Contents and Acronyms Updated Sales, Solutions, and Legal Information Added Ordering Code Definitions. | |
| *K | 3089939 | PRAS | 11/13/2010 | Removed inactive part from Ordering Information. | |
| *L | 3276463 | KAO | 06/07/2011 | Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Added Units of Measure. Updated Package Diagrams. Updated in new template. | |
| *M | 3591978 | TAVA | 04/19/2012 | Removed all information related to 48-ball VFBGA throughout the document. Updated package diagram revisions. | |

Document Number: 38-05232 Rev. *M Page 15 of 16



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc Cypress.com/go/memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image PSoC cypress.com/go/psoc cypress.com/go/touch USB Controllers cypress.com/go/USB cypress.com/go/USB cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2002-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05232 Rev. *M Revised April 19, 2012 Page 16 of 16

All products and company names mentioned in this document may be the trademarks of their respective holders.