


Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free
- RoHS Compliant, Halogen-Free
- $V_{DS}=100V$
- I_D (at $V_{GS}=10V$)=97A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) < 9m Ω



Absolute Maximum Ratings


Symbol	Parameter	Max.		Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	97		A
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	69		
I _{DM}	Pulsed Drain Current ①	390		
P _D @T _C = 25°C	Maximum Power Dissipation	230		W
	Linear Derating Factor	1.5		W/°C
V _{GS}	Gate-to-Source Voltage	± 20		V
dv/dt	Peak Diode Recovery ③	16		V/ns
T _J	Operating Junction and	-55 to + 175		°C
T _{STG}	Storage Temperature Range			
	Soldering Temperature, for 10 seconds (1.6mm from case)	300		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)		
E _{AS} (Thermally limited)	Single Pulse Avalanche Energy ②	242		mJ
I _{AR}	Avalanche Current	See Fig. 14, 15, 22a, 22b,		A
E _{AR}	Repetitive Avalanche Energy ④			mJ
Symbol	Parameter	Typ.	Max.	Units
R _{θJC}	Junction-to-Case ⑤		0.65	°C/W
R _{θCS}	Case-to-Sink, Flat Greased Surface , TO-220	0.50		
R _{θJA}	Junction-to-Ambient, TO-220 ⑥		62	
R _{θJA}	Junction-to-Ambient (PCB Mount) . D ² Pak ⑦ ⑧		40	







Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.12		V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 5mA$ ①
$R_{DS(on)}$	Static Drain-to-Source On-Resistance		7.2	9.0	m Ω	$V_{GS} = 10V, I_D = 58A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_D = 150\mu A$
I_{DSS}	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 100V, V_{GS} = 0V$
				250		$V_{DS} = 80V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$
R_G	Internal Gate Resistance		0.70		Ω	
Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
gfs	Forward Transconductance	140			S	$V_{DS} = 10V, I_D = 58A$
Q_g	Total Gate Charge		83	120	nC	$I_D = 58A$
Q_{gs}	Gate-to-Source Charge		19			$V_{DS} = 50V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		27			$V_{GS} = 10V$ ④
Q_{sync}	Total Gate Charge Sync. ($Q_g - Q_{gd}$)		56			$I_D = 58A, V_{DS} = 0V, V_{GS} = 10V$ ④
$t_{d(on)}$	Turn-On Delay Time		16		ns	$V_{DD} = 65V$
t_r	Rise Time		52			$I_D = 58A$
$t_{d(off)}$	Turn-Off Delay Time		43			$R_G = 2.7\Omega$
t_f	Fall Time		57			$V_{GS} = 10V$ ④
C_{iss}	Input Capacitance		4820		pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance		340			$V_{DS} = 50V$
C_{rss}	Reverse Transfer Capacitance		170			$f = 1.0MHz$, See Fig.5
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related) ⑥		420			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V$ ⑥, See Fig.11
$C_{oss \text{ eff. (TR)}}$	Effective Output Capacitance (Time Related) ⑤		690			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V$ ⑤
Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)			97	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①			390	A	
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^\circ\text{C}, I_S = 58A, V_{GS} = 0V$ ④
t_{rr}	Reverse Recovery Time		38	57	ns	$T_J = 25^\circ\text{C}$ $V_R = 85V$, $T_J = 125^\circ\text{C}$ $I_F = 58A$
Q_{rr}	Reverse Recovery Charge		53	80	nC	$T_J = 25^\circ\text{C}$ $di/dt = 100A/\mu s$ ④ $T_J = 125^\circ\text{C}$
I_{RRM}	Reverse Recovery Current		2.5		A	$T_J = 25^\circ\text{C}$
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				







Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{Jmax} , starting $T_J = 25^\circ\text{C}$, $L = 0.143mH$
 $R_G = 25\Omega$, $I_{AS} = 58A$, $V_{GS} = 10V$. Part not recommended for use above this value.
- ③ $I_{SD} \leq 58A$, $di/dt \leq 610A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$, $T_J \leq 175^\circ\text{C}$.
- ④ Pulse width $\leq 400\mu s$; duty cycle $\leq 2\%$.
- ⑤ $C_{oss \text{ eff. (TR)}}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑥ $C_{oss \text{ eff. (ER)}}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑦ R_θ is measured at T_J approximately 90°C .





100 V N-Channel MOSFET






Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15:

1. Avalanche failures assumption:
Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
4. $P_{D(ave)}$ = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6. I_{av} = Allowable avalanche current.
7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
 t_{av} = Average time in avalanche.
 D = Duty cycle in avalanche = $t_{av} \cdot f$
 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2 \Delta T / [1.3 \cdot BV \cdot Z_{thJC}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$




Fig. 16. Threshold Voltage vs. Temperature




Fig. 17 - Typical Recovery Current vs. di_f/dt




Fig. 18 - Typical Recovery Current vs. di_f/dt




Fig. 19 - Typical Stored Charge vs. di_f/dt




Fig. 20 - Typical Stored Charge vs. di_f/dt




Fig 21a. Unclamped Inductive Test Circuit




Fig 21b. Unclamped Inductive Waveforms




Fig 22a. Switching Time Test Circuit




Fig 22b. Switching Time Waveforms




Fig 23a. Gate Charge Test Circuit





Fig 23b. Gate Charge Waveform


Package Mechanical Data

TO-263



Symbol	Dimensions (mm)	Symbol	Dimensions (mm)	Symbol	Dimensions (mm)
A	9.7~10.3	d2	0.7~0.9	L1	2.4~2.9
a	7.0~7.8	d3	0.4~0.6	L2	1.3~1.8
B	4.3~4.7	e	5.08 (typ)	R	0.5(typ)
b1	1.25~1.35	e1	2.54 (typ)	r1	0~8°
b2	2.2~2.6	H	14.8~15.6	r2	12° (typ)
b3	0~0.2	h1	10.2~10.7		
d1	1.2~1.4	h2	8.9~9.4		

Marking



Ordering information

Order code	Package	Baseqty	Deliverymode
UMW IRFS4410Z	TO-263	800	Tape and reel