
- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- High-Impedance State During Power Up and Power Down

•	BIAS V _{CC} Minimizes Signal Distortion
	During Live Insertion or Withdrawal

- B-Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping to Aid in Line Termination
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package



description

The 'FB2031 are 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with IEEE Std 1194.1-1991.

The \overline{B} port operates at BTL-signal levels. The open-collector \overline{B} ports are specified to sink 100 mA. Two output enables (OEB and \overline{OEB}) are provided for the \overline{B} outputs. When OEB is low, \overline{OEB} is high, or V_{CC} is less than 2.1 V, the \overline{B} port is turned off.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



1

SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997

description (continued)

The A port operates at TTL signal levels. The A outputs reflect the inverse of the data at the \overline{B} port when the A-port output enable (OEA) is high. When OEA is low or V_{CC} is less than 2.1 V, the A outputs are in the high-impedance state.

Pins are allocated for the 4-wire IEEE Std 1149.1 (JTAG) test bus. TMS and TCK are not connected and TDI is shorted to TDO.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

BG V_{CC} and BG GND are the supply inputs for the bias generator.

To ensure the high-impedance state during power up or power down, the A port should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54FB2031 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74FB2031 is characterized for operation from 0°C to 70°C.

Function Tables

TRANSCEIVER

	INPUTS		FUNCTION					
OEA	OEB	OEB	FUNCTION					
L	Н	L	Ā data to B bus					
Н	L	Х	Dalete te Alice					
Н	Χ	Н	B data to A bus					
Н	Н	L	A data to B bus, B data to A bus					
Ĺ	Ĺ	Χ	Isolation					
L	Х	Н	เรอเสแอก					

STORAGE MODE


LCA, LCB	RESULT
0	Transparent
1	Latches latched
↑	Flip-flops triggered

SELECT

SEL1	SEL0	MUX A→B	MUX B→A
0	0	Latch	Latch
0	1	Through	Through
1	0	Flip-flop	Flip-flop
1	1	Flip-flop	Latch



functional block diagram



Pin numbers shown are for the RC package.

SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I : Except B port	
B port	1.2 V to 3.5 V
Voltage range applied to any \overline{B} output in the disabled or power-off state, V_{O}	
Voltage range applied to any output in the high state, VO	\dots -0.5 V to V _{CC}
Input clamp current, I _{IK} : Except \overline{B} port	–40 mA
B port	–18 mA
Current applied to any single output in the low state, IO: A port	48 mA
B port	200 mA
Package thermal impedance, θ _{JA} (see Note 1): RC package	79°C/W
Storage temperature range, T _{stq}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 2)

			SN	154FB20	31	SN	74FB20	31	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC,} BIAS V _{CC} , BG V _{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	٧
VIH	High level input vallage	B port	1.62*		2.3	1.62		2.3	V
	High-level input voltage	Except B port	2			2			V
V	Low-level input voltage	B port	0.75		1.47*	0.75		1.47	V
V _{IL}	Low-level input voltage	Except B port			0.8			0.8	>
loн	High-level output current	A port			-3			-3	mA
1	Law lavel autout aussaut	A port			24			24	A
lol	Low-level output current	B port			100			100	mA
TA	Operating free-air temperature		– 55		125	0		70	Ŝ

^{*} On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

NOTE 2: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54FB2031			SN	UNIT		
"	AKAMETEK	l lesi cor	NDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Viii	B̄ port	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
V _{IK}	Except B port	V _{CC} = 4.5 V,	I _I = -40 mA			-0.5			-0.5	V
VOH	A port	V _{CC} = 4.5 V	I _{OH} = -1 mA		3.2					V
VOH	A port	VCC = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.5	3.3		2.5	3.3		٧
	A port	V _{CC} = 4.5 V	I _{OL} = 20 mA		0.31					
V _{OL}	A port	VCC = 4.5 V	I _{OL} = 24 mA		0.35	0.5		0.35	0.5	V
VOL.	B port	V _{CC} = 4.5 V	$I_{OL} = 80 \text{ mA}$	0.70		1.2	0.75		1.1	•
	B port	VCC = 4.5 V	I _{OL} = 100 mA			1.15			1.15	
Ц	Except B port	$V_{CC} = 5.5 \text{ V},$	V _I = 5.5 V			50			50	μΑ
† H	Except B port	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 2.7 \text{ V}$			50			50	μΑ
. +	Except B port	V _{CC} = 5.5 V	V _I = 0.5 V			-50			-50	μА
I _{IL} ‡	B̄ port	ACC = 2.2 A	V _I = 0.75 V			-100			-100	μА
lozh	A port	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	V _O = 2.7 V			50			50	μΑ
lozL	A port	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	$V_{O} = 0.5 \text{ V}$			- 50			- 50	μΑ
IOZPU§	A port	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			50			50	μΑ
I _{OZPD} §	A port	$V_{CC} = 2.1 \text{ V to } 0,$	$V_O = 0.5 \text{ V to } 2.7 \text{ V}$			- 50			- 50	μΑ
ЮН	B̄ port	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	V _O = 2.1 V			100			100	μΑ
los¶	A port	$V_{CC} = 5.5 \text{ V},$	V _O = 0	-30		-150	-30		-150	mA
Icc	A port to \overline{B} port	V _{CC} = 5.5 V,	l _O = 0			70			78	mA
100	B port to A port	VCC = 5.5 V,	10 = 0			80			78	ША
Ci		$V_{ } = 0.5 \text{ V or } 2.5 \text{ V}$				13		4.5		pF
	A port	$V_O = 0.5 \text{ V or } 2.5 \text{ V}$				13		8.5		
C _{io} §	B port per IEEE Std 1194.1-1991	V _{CC} = 0 to 5.5 V				12			6	pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

live-insertion specifications over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS			B2031	SN74FB2031		UNIT
FARAI	WEIER				MAX	MIN	MAX	ONLI
ICC (BIAS VCC)		V _{CC} = 0 to 4.5 V	V _B = 0 to 2 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V		450		450	μА
		V _{CC} = 4.5 V to 5.5 V			10		10	μА
Vo	B port	V _{CC} = 0,	V _I (BIAS V _{CC}) = 5 V	1.62	2.1	1.62	2.1	٧
		V _{CC} = 0,	$V_B = 1 \text{ V}, \qquad V_I \text{ (BIAS V}_{CC}) = 4.5 \text{ V to } 5.5 \text{ V}$	-30		-1		
lo	B port	V _{CC} = 0 to 5.5 V,	OEB = 0 to 0.8 V		100		100	μΑ
		$V_{CC} = 0 \text{ to } 2.2 \text{ V},$	OEB = 0 to 5 V		100		100	



[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] This parameter is warranted but not production tested.

[¶] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

						SN74FI	UNIT	
		MIN	MAX	MIN	MAX	UNIT		
fclock	Clock frequency			0	150	0	150	MHz
t _w	Pulse duration, LCA or LCB			3.3		3.3		ns
	Setup time	Clock mode	Data before LCA↑	1.5		1.4		
١.			Data before LCB↑	2.8		2.8		ns
t _{su}		Latch mode	Data before LCA↑	1.1		1.1		115
		Later mode	Data before LCB↑	2.4		2.4		
		Clock mode	Data after LCA↑	0.6		0.6		
١.		Clock mode	Data after LCB↑	0		0		
^t h	Hold time	l atab mada	Data after LCA↑	0.9		0.9		ns
		Latch mode	Data after LCB↑	0		0		

SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

fmax Min TYP MAX tpLH A (through mode) B 1.50 150 tpLH A (through mode) B 1.2 4.5 7 1 tpLH A (transparent) B 1.4 5 7.3 1.2 tpLH (transparent) B 1.4 5.4 7.7 1 tpLH LCA B 1.4 5.4 7.7 1 tpLH LCB A 1.6 5.1 7.9 1.1 tpLH LCB A 1.3.7 7 0.7 tpLH SEL1 or SEL0 A 0.7 3.8 6.4 0.5 tpLH SEL1 or SEL0 B 1.3 5.3 7.8 1.1 tpLH B A 0.9 4 6.8 0.7 tpLH B A 0.9 4 6.8 0.7 tpLH B A 0.9 4 6.8	
fmax 150 150 tpLH A (through mode) B 1.2 4.5 7 1 tpHL (through mode) B 1.4 5 7.3 1.2 tpHL (transparent) B 1.4 5 7.3 1.2 tpHL LCA B 1.4 5.4 7.7 1 tpHH LCA B 1.4 5.4 7.7 1 tpLH LCB A 1.6 5.1 7.9 1.1 tpLH LCB A 1.3 7.7 7 0.7 tpHL SEL1 or SEL0 A 0.7 3.8 6.4 0.5 tpH SEL1 or SEL0 B 1.3 5.3 7.8 1.1 tpH SEL1 or SEL0 B 1.3 5.3 7.8 1.1 tpH B A 0.9 4 6.8 0.7 tpH B B A 0.9 </th <th>X UNIT</th>	X UNIT
tplh A (through mode) B 1.2 4.5 7 1 tplh A (through mode) B 1.4 5 7.3 1.2 tplh A (transparent) B 1.4 5 7.3 1.2 tplh LCA B 1.4 5.4 7.7 1 tplh LCA B 1.4 5.4 7.7 1 tplh LCA B 1.4 5.4 7.7 1 tplh LCA B 1.6 5.1 7.9 1.1 tplh LCB A 1 3.7 7 0.7 tplh B A 0.9 3.4 6.9 0.6 tplh SEL1 or SEL0 B 1.3 5.3 7.8 1.1 tplh B 1.1 5.2 7.9 0.9 tplh B 1.1 5.2 7.9 0.9 tplh B 0.9	
tpHL (through mode) B 1 4 6.7 0.8 tpLH A (transparent) B 1.4 5 7.3 1.2 tpHL (transparent) B 1.2 4.5 7.2 1 tpLH LCA B 1.4 5.4 7.7 1 tpLH LCA B 1.6 5.1 7.9 1.1 tpLH LCB A 1 3.7 7 0.7 tpHL SEL1 or SELO A 0.9 3.4 6.9 0.6 tpLH SEL1 or SELO B 1.3 5.3 7.8 1.1 tpHL SEL1 or SELO B 1.3 5.3 7.8 1.1 tpHL B A 0.9 4 6.8 0.7 tpHL B A 0.9 4 6.8 0.7 tpHL B A 0.9 4 6.8 0.7 tpHL	MHz
tPHL (through mode) 1 4 6.7 0.8 tPLH A (transparent) B 1.4 5 7.3 1.2 tPLH LCA B 1.2 4.5 7.2 1 tPLH LCA B 1.4 5.4 7.7 1 tPLH LCA B 1.6 5.1 7.9 1.1 tPLH LCB A 1 3.7 7 0.7 tPLH SEL1 or SEL0 A 0.7 3.8 6.4 0.5 tPLH SEL1 or SEL0 B 1.3 5.3 7.8 1.1 tPLH SEL1 or SEL0 B 1.1 5.2 7.9 0.9 tPLH B A 0.9 4 6.8 0.7 tPLH B A 0.9 4 6.8 0.7 tPLH B A 0.9 4 6.8 0.7 tPLH B <	8
tpHL (transparent) B 1.2 4.5 7.2 1 tpLH LCA B 1.4 5.4 7.7 1 tpHL 1.6 5.1 7.9 1.1 tpLH LCB A 1 3.7 7 0.7 tpHL 3.4 6.9 0.6 0.6 0.9 3.4 6.9 0.6 tpHL 3.5 6.3 0.6 0.6 0.8 3.5 6.3 0.6 tpLH 3.5 3.5 6.3 0.6	8 ns
tphL (transparent) 1.2 4.5 7.2 1 tpLH LCA B 1.4 5.4 7.7 1 tpLH 1.6 5.1 7.9 1.1 tpLH LCB A 1 3.7 7 0.7 tpLH SEL1 or SEL0 A 0.9 3.4 6.9 0.6 tpLH SEL1 or SEL0 B 1.3 5.3 7.8 1.1 tpLH SEL1 or SEL0 B 1.1 5.2 7.9 0.9 tpLH B A 0.9 4 6.8 0.7 tpLH B A 0.9 0.6	6 ns
tpHL LCA B 1.6 5.1 7.9 1.1 tpLH LCB A 1 3.7 7 0.7 tpHL O.9 3.4 6.9 0.6 tpLH SEL1 or SEL0 A 0.7 3.8 6.4 0.5 tpLH SEL1 or SEL0 B 1.3 5.3 7.8 1.1 tpLH SEL1 or SEL0 B 1.1 5.2 7.9 0.9 tpLH B A 0.9 4 6.8 0.7 tpHL (through mode) A 1.1 3.4 6.9 0.6	3
tPHL 1.6 5.1 7.9 1.1 tPLH 1 3.7 7 0.7 tPLH 0.9 3.4 6.9 0.6 tPLH SEL1 or SEL0 A 0.7 3.8 6.4 0.5 tPLH 0.8 3.5 6.3 0.6 tPLH SEL1 or SEL0 B 1.3 5.3 7.8 1.1 tPLH 1.1 5.2 7.9 0.9 tPLH B A 0.9 4 6.8 0.7 tPLH (through mode) A 1.1 3.4 6.9 0.6	1 ns
tpHL LCB A 0.9 3.4 6.9 0.6 tpLH SEL1 or SEL0 A 0.7 3.8 6.4 0.5 tpHL 0.8 3.5 6.3 0.6 tpLH SEL1 or SEL0 B 1.3 5.3 7.8 1.1 tpHL 1.1 5.2 7.9 0.9 tpLH B A 0.9 4 6.8 0.7 tpHL (through mode) A 1.1 3.4 6.9 0.6	9
tPHL 0.9 3.4 6.9 0.6 tPLH SEL1 or SEL0 A 0.7 3.8 6.4 0.5 tPLH 0.8 3.5 6.3 0.6 tPLH SEL1 or SEL0 B 1.3 5.3 7.8 1.1 tPLH 1.1 5.2 7.9 0.9 tPLH B A 0.9 4 6.8 0.7 tPHL (through mode) A 1.1 3.4 6.9 0.6	9 ns
tpHL SEL1 or SEL0 A 0.8 3.5 6.3 0.6 tpLH SEL1 or SEL0 B 1.3 5.3 7.8 1.1 tpHL B B 0.9 4 6.8 0.7 tpHL E A 0.9 4 6.8 0.7 tpHL E 0.9 4 6.9 0.6	4
tPHL 0.8 3.5 6.3 0.6 tPLH SEL1 or SEL0 B 1.3 5.3 7.8 1.1 tPHL 1.1 5.2 7.9 0.9 tPLH B A 0.9 4 6.8 0.7 tPHL (through mode) 1.1 3.4 6.9 0.6	9 ns
tPHL SEL1 or SEL0 B 1.1 5.2 7.9 0.9 tPLH B A 0.9 4 6.8 0.7 tPHL (through mode) A 1.1 3.4 6.9 0.6	1
tPHL 1.1 5.2 7.9 0.9 tPLH B A 0.9 4 6.8 0.7 tPHL (through mode) 1.1 3.4 6.9 0.6	3 ns
t _{PHL} (through mode) A 1.1 3.4 6.9 0.6	2
t _{PHL} (through mode) 1.1 3.4 6.9 0.6	6 ns
	6
tPLH B 1 4.2 7.6 1	9 ns
t _{PHL} (transparent) 1.4 3.9 7.4 1	2
tpLH OEB or OEB B 1 4.6 7.3 0.8	4 ns
t _{PHL} 0EB of OEB B 1 4.3 6.9 0.6	2
tpzH OEA A 0.4 3.1 6.2 0.3	3 ns
t _{PZL} 0.4 2.7 6.1 0.3	7
tpHZ OEA A 0.3 3.1 6.4 0.2	1 ns
t _{PLZ} 0.4 3.3 6.5 0.3	2
Skew for any single channel A B 0.5	
tsk(p) tpHL = tpLH B A 0.3	ns
, Skew between drivers in the A B 0.2	
tsk(o) same package B A 0.3	ns ns
Transition time, B outputs (1.3 V to 1.8 V) 0.4 2 4.5 0.4	5
Transition time, A outputs (10% to 90%) 0.5 3.5 4.7 0	4 ns
B-port input pulse rejection 1 1	ns




SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN74FB2031					
	PARAMETER	ARAMETER FROM (INPUT)			CC = 5 V \ = 25°C		MIN	MAX	UNIT
				MIN	TYP	MAX			
fmax				150			150		MHz
^t PLH		А	Ē	3.7	4.5	5.9	3.2	6.6	ns
^t PHL		(through mode)	R	2.9	4	5.7	2.6	5.9	115
^t PLH		Α	B	4.1	5	6.5	3.6	7.3	ns
tPHL		(transparent)	В	3.3	4.5	6.1	3	6.5	115
^t PLH		LCA	B	4.5	5.4	7	3.9	7.8	ns
^t PHL		LOA	В	4	5.1	6.7	3.4	7.4	115
^t PLH		LCB	А	2.8	3.7	4.7	1.9	6	ns
^t PHL		LOB	^	2.5	3.4	4.9	1.8	5.5	115
tPLH		SEL1 or SEL0	А	2.5	3.8	5.3	1.9	6.3	no
^t PHL		SELT OF SELO	^	2.2	3.5	5.1	1.6	5.6	ns
tPLH		SEL1 or SEL0	B	4.1	5.3	6.9	3.7	7.8	ns
tPHL				3.7	5.2	6.9	3.3	7.7	
tPLH		B	А	3.1	4	5.6	2.2	7.1	
tPHL		(through mode)		2.6	3.4	4.9	1.4	5.7	ns
^t PLH		B	^	3.3	4.2	5.9	2.4	7.6	
tPHL		(transparent)	A	2.8	3.9	5.5	1.8	6.3	ns
^t PLH		0ED 0ED	B	3.7	4.6	6.1	3.2	6.7	20
tPHL		OEB or OEB	В	2.9	4.3	5.8	2.5	6.4	ns
^t PZH		OEA	А	2.3	3.1	4.5	1.6	5	
tPZL		OEA	^	1.9	2.7	4.1	1.6	4.4	ns
^t PHZ		OEA	А	2.2	3.1	4.5	1.5	5.2	
^t PLZ		OEA	^	2.5	3.3	4.9	2	5.2	ns
+	Skew for any single channel	А	B		0.5				ns
^t sk(p)	tphl - tplh	B	Α		0.3				115
1.	Skew between drivers in the	А	B		0.2				
^t sk(o)	same package	В	Α		0.3				ns
	Transition time, B outputs (1.3	V to 1.8 V)	•	0.6	2	2.8	0.4	2.9	
t _t	Transition time, A outputs (10	0% to 90%)		0.5	3.5	4.7	0	5.4	ns
B-port i	nput pulse rejection			1			1		ns



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r \leq$ 2.5 ns, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright @ 1996, Texas Instruments Incorporated