

## Features

- Meets the TIA/EIA- 422-B requirements
- High speed, up to 50Mbps data rate, and tPLH = tPHL = 17 ns typical
- Low pulse distortion, tsk(p) = 0.7 ns typical
- -7V ~ +12V Common-Mode Range With  $\pm 200\text{mV}$  sensitivity
- Input Hysteresis: 40 mV typical
- Wide power supply voltage 3.0V to 5.5V
- Bus-Pin Protection:
  - $\pm 18\text{ kV}$  HBM protection
  - $\pm 10\text{ kV}$  IEC-Contact ESD
  - $\pm 15\text{ kV}$  IEC-Air Charge ESD
- Pb-Free
- Package: SOP16, TSSOP16

## Applications

- Field Transmitters: Temperature Sensors and Pressure Sensors
- Motor Controller and Position Encoder Systems
- Factory Automation
- Industrial Control Networks
- 


## Description

3PEAK's TPT4032 is an enhanced RS422 device which meets standard TIA/EIA-422-B with strong ESD protection capability. The BUS-pin can pass  $\pm 18\text{kV}$  HBM-ESD, and  $\pm 15\text{ kV}$  IEC-Air Charge ESD protection. It works in wide power supply range: from 3.0V to 5.5V VCC, which design quad receiver for balanced communication. It also features the wide input common-mode voltage and higher data rate, the TPT4032 can accept -7V ~ +12V common-mode differential input with  $100\ \Omega$  Load and 50Mbps data rate in 5.0V power supply, required by high speed field-bus applications.

The TPT4032's enable functions can control all four receivers and provide an active-high (G) or active-low (/G) enable input, and they provide the high-impedance state in the power-off condition, which only consume  $<1\mu\text{A}$  very low current.

The TPT4032 is available in an SOP16 and TSSOP16 package, and is characterized from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

## Typical Application Circuit




## Table of Contents

|  |           |
|--|-----------|
| <b>Features .....</b>  | <b>1</b>  |
| <b>Applications .....</b>  | <b>1</b>  |
| <b>Description .....</b>   | <b>1</b>  |
| <b>Typical Application Circuit.....</b>  | <b>1</b>  |
| <b>Revision History .....</b>  | <b>3</b>  |
| <b>Pin Configuration and Functions .....</b>                                       | <b>4</b>  |
| Pin Functions.....   | 4         |
| <b>Absolute Maximum Ratings .....</b>  | <b>5</b>  |
| <b>ESD, Electrostatic Discharge Protection .....</b>                               | <b>6</b>  |
| <b>Thermal Information .....</b>   | <b>6</b>  |
| <b>Electrical Characteristics.....</b>   | <b>7</b>  |
| <b>Theory of Operation .....</b>   | <b>11</b> |
| <b>Overview.....</b>   | <b>11</b> |
| <b>Function block diagram .....</b>  | <b>11</b> |
| <b>Feature Description .....</b>   | <b>11</b> |
| <b>-7V ~ +12V Common-Mode Range With <math>\pm 200</math>-mV Sensitivity .....</b> | <b>11</b> |
| <b>Input Fail-Safe function.....</b>   | <b>11</b> |
| <b>Active-High in G and Active-Low in /G .....</b>                                 | <b>12</b> |
| <b>Power supply .....</b>  | <b>12</b> |
| <b>Device Functional Modes .....</b>   | <b>12</b> |
| <b>Application and Implementation .....</b>  | <b>12</b> |
| <b>Application Information .....</b>   | <b>12</b> |
| <b>Typical Application .....</b>   | <b>13</b> |
| <b>Tape and Reel Information.....</b>  | <b>14</b> |
| <b>Package Outline Dimensions .....</b>  | <b>15</b> |
| SO3R (SOP16).....  | 15        |
| <b>Package Outline Dimensions .....</b>  | <b>16</b> |
| TS3R (TSSOP16).....  | 16        |
| <b>Order Information .....</b>   | <b>17</b> |
| <b>IMPORTANT NOTICE AND DISCLAIMER .....</b>                                       | <b>18</b> |

## Revision History

| Date       | Revision   | Notes  |
|------------|------------|--|
| 2020/11/18 | Rev. Pre.0 | Definition Version Pre.0                                       |
| 2021/5/26  | Rev. 0     | Released version   |
| 2021/7/21  | Rev. A     | Updated the Unit of $V_{IT+}$ , $V_{IT-}$                      |
| 2022/4/26  | Rev. A.1   | Updated the order information                                  |
| 2023/7/21  | Rev. A.2   | Updated the type of $V_{IH}$ $V_{IL}$ test condition in page 7 |
|            |            |  |
|            |            |  |
|            |            |  |

## Pin Configuration and Functions



## Pin Functions

| Pin |    | I/O | Description                                   |
|-----|----|-----|---|
| 1B  | 1  | I   | RS422/RS485 differential input (inverting)    |
| 1A  | 2  | I   | RS422/RS485 differential input (noninverting) |
| 1R  | 3  | O   | Logic level output                            |
| G   | 4  | I   | Active-high select                            |
| 2R  | 5  | O   | Logic level output                            |
| 2A  | 6  | I   | RS422/RS485 differential input (noninverting) |
| 2B  | 7  | I   | RS422/RS485 differential input (inverting)    |
| GND | 8  | —   | Ground  |
| 3B  | 9  | I   | RS422/RS485 differential input (inverting)    |
| 3A  | 10 | I   | RS422/RS485 differential input (noninverting) |
| 3R  | 11 | O   | Logic level output                            |
| /G  | 12 | I   | Active-low select                             |
| 4R  | 13 | O   | Logic level output                            |
| 4A  | 14 | I   | RS422/RS485 differential input (noninverting) |
| 4B  | 15 | I   | RS422/RS485 differential input (inverting)    |
| VCC | 16 | —   | Power pin                                     |

## Absolute Maximum Ratings

| Parameter                          | Description                            | Min  | Max       | Unit |
|------------------------------------|--|------|-----------|------|
| VCC                                | Supply voltage                         | -0.5 | 7         | V    |
| V <sub>I</sub>                     | Input voltage (G, /G)                  | -0.3 | VCC + 0.3 | V    |
| V <sub>CM</sub>                    | Common-mode input voltage              | -10  | +15       | V    |
| V <sub>O</sub>                     | Output voltage                         | -0.5 | VCC+0.5   | V    |
| I <sub>IK</sub><br>I <sub>OK</sub> | Input or output clamp current          |      | ±20       | mA   |
| I <sub>O</sub>                     | Output current                         |      | ±20       | mA   |
| I <sub>OS</sub>                    | Short-circuit output current           |      | 200       | mA   |
| T <sub>J</sub>                     | Operating virtual junction temperature |      | 150       | °C   |
| T <sub>stg</sub>                   | Storage temperature                    | -65  | 150       | °C   |

\* **Note:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(1) This data was taken with the JEDEC low effective thermal conductivity test board.

(2) This data was taken with the JEDEC standard multilayer test boards.

## Recommended Operating Conditions

| Parameter       | Description                                       | Min | Max | Unit |
|-----------------|---|-----|-----|------|
| VCC             | Supply voltage                                    | 3.0 | 5.5 | V    |
| V <sub>IH</sub> | High-level input voltage (receiver enable inputs) | 2   | VCC | V    |
| V <sub>IL</sub> | Low-level input voltage (receiver enable inputs)  | 0   | 0.8 | V    |
| V <sub>CM</sub> | Common-mode input voltage                         | -7  | +12 | V    |
| R <sub>L</sub>  | Differential load resistance                      | 100 |     | Ω    |
| T <sub>A</sub>  | Operating ambient temperature                     | -40 | 125 | °C   |

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

## ESD, Electrostatic Discharge Protection

| Symbol | Parameter                | Condition                              | Minimum Level | Unit |
|--------|--------------------------|--|---------------|------|
| IEC    | IEC Contact Discharge    | IEC-61000-4-2, Bus Pin                 | ±10           | kV   |
|        | IEC Air-Gap Discharge    | IEC-61000-4-2, Bus Pin                 | ±15           | kV   |
| HBM    | Human Body Model ESD     | ANSI/ESDA/JEDEC JS-001, Bus Pin        | ±18           | kV   |
|        |                          | ANSI/ESDA/JEDEC JS-001, All Pin        | ±7            | kV   |
| CDM    | Charged Device Model ESD | ANSI/ESDA/JEDEC JS-002, All Pin        | ±1.5          | kV   |
| LU     | Latch up                 | LU, per JESD78, All Pin <sup>(3)</sup> | ±500          | mA   |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) Test at the temperature of 25°C ~~G-temperature~~

## Thermal Information

| Package Type | $\theta_{JA}$ | $\theta_{JC}$ | Unit |
|--------------|---------------|---------------|------|
| 16-Pin TSSOP | 118           | 52            | °C/W |
| 16-Pin SOP   | 93            | 35            | °C/W |

Note:

(1) Parameter is provided from 1S0P PCB per JEDEC standard

(2)  $\theta_{JA}$ ,  $\theta_{JC}$  data is only for reference by design simulation

## Electrical Characteristics

Typical value is in VCC = 5.0V, TA = +25°C, RL = 100Ω to GND, unless otherwise noted.

| Symbol                          | Parameter   | Conditions  | Min  | Typ  | Max  | Unit |
|---------------------------------|---|---|------|------|------|------|
| Input Electrical Specifications |   |   |      |      |      |      |
| V <sub>IK</sub>                 | Enable-input clamp voltage                          | I <sub>O</sub> = 18 mA                              |      | -0.8 | -1.5 | V    |
| V <sub>IH</sub>                 | Logic Input High Voltage                            | G, /G   | 2.0  |      |      | V    |
| V <sub>IL</sub>                 | Logic Input Low Voltage                             | G, /G   |      |      | 0.8  | V    |
| V <sub>OH</sub>                 | High-level output voltage                           | I <sub>OH</sub> = -6mA, V <sub>ID</sub> = +200mV    | 3.8  | 4.89 |      | V    |
| V <sub>OL</sub>                 | Low-level output voltage                            | I <sub>OL</sub> = 6mA, V <sub>ID</sub> = -200mV     |      | 0.11 | 0.4  | V    |
| V <sub>IT+</sub>                | Differential input high-threshold voltage, positive | V <sub>I</sub> = -7 V to 12 V                       |      |      | 0.2  | V    |
| V <sub>IT-</sub>                | Differential input low-threshold voltage, negative  | V <sub>I</sub> = -7 V to 12 V                       | -0.2 |      |      | V    |
| V <sub>HYS</sub>                | Hysteresis voltage <sup>(1)</sup>                   | V <sub>IT+</sub> - V <sub>IT-</sub>                 |      | 40   |      | mV   |
| R <sub>in</sub>                 | Input resistance                                    | V <sub>I</sub> = -7V to 12V, one input to ground    | 96   | 176  |      | kΩ   |
| I <sub>I(A/B)</sub>             | Line input current                                  | V <sub>I</sub> =12V, Other input at -7V to 12V      |      | 48   | 150  | uA   |
|                                 |   | V <sub>I</sub> =-7V, Other input at -7V to 12V      |      | 61   | 150  | uA   |
| I <sub>H(G,/G)</sub>            | High level enable current <sup>(2)</sup>            | V <sub>I</sub> =VCC                                 |      | 3.2  | 10   | uA   |
| I <sub>L(G,/G)</sub>            | Low level enable current <sup>(2)</sup>             | V <sub>I</sub> =GND                                 | -10  | -2.6 |      | uA   |
| I <sub>OZ</sub>                 | OFF state(High-impedance-state) output current      | V <sub>O</sub> =0V or VCC                           | -1   | 0    | 1    | uA   |
| I <sub>OS</sub>                 | Short-circuit output current                        | VCC=MAX, V <sub>O</sub> =0V, V <sub>ID</sub> >=0.2V | -180 | -103 |      | mA   |
| I <sub>CC</sub>                 | Quiescent supply current                            | G,/G=VCC or GND, 100 ohm Line inputs resistor       |      | 6.5  | 10   | mA   |
| C <sub>i</sub>                  | Input capacitance <sup>(1)</sup>                    |   |      | 18   |      | pF   |

(1). Test data based on bench test and design simulation

(2). Internal weak pull in/up resistor

## AC Electrical Specifications

Typical value is in VCC = 5.0V, TA = +25°C, RL = 100Ω to GND

| Symbol           | Parameter  | Conditions                          | Min | Typ | Max | Unit |
|------------------|--|-------------------------------------|-----|-----|-----|------|
| t <sub>PLH</sub> | Propagation delay time, low-to-high-level output         | SW is open, see Figure 1, CL=15pF   |     | 16  | 30  | ns   |
| t <sub>PHL</sub> | Propagation delay time, high-to-low-level output         |                                     |     | 19  | 30  | ns   |
| tsk(p)           | Pulse skew time ( t <sub>PLH</sub> - t <sub>PHL</sub>  ) | SW is open, see Figure 1            |     | 3   | 7   | ns   |
| t <sub>r</sub>   | Differential output rise times                           | SW is open, see Figure 1, CL=15pF   |     | 3.7 | 11  | ns   |
| t <sub>f</sub>   | Differential output fall times                           |                                     |     | 2.2 | 11  | ns   |
| t <sub>PZH</sub> | Output enable time to high level                         | SW is closed, see Figure 3, CL=50pF |     | 10  | 40  | ns   |
| t <sub>PZL</sub> | Output enable time to low level                          |                                     |     | 13  | 40  | ns   |

**High Speed Quad Differential RS422 Receiver**

|      |  |                                     |  |    |    |    |
|------|--|-------------------------------------|--|----|----|----|
| tPHZ | Output disable time from high level          | SW is closed, see Figure 3, CL=50pF |  | 27 | 40 | ns |
| tPLZ | Output disable time from low level           |                                     |  | 24 | 40 | ns |
| Cpd  | Power dissipation capacitance <sup>(1)</sup> | SW is open, see Figure 2            |  | 34 |    | pF |

(1). Test data based on bench test and design simulation

**Electrical Characteristics (Continue)**

Typical value is in VCC = 3.3V, TA = +25°C, RL = 100Ω to GND, unless otherwise noted.

| Symbol                          | Parameter                                      | Conditions                                       | Min  | Typ  | Max  | Unit |
|---------------------------------|--|--|------|------|------|------|
| Input Electrical Specifications |  |  |      |      |      |      |
| VIK                             | Enable-input clamp voltage                     | I <sub>O</sub> = 18 mA                           |      | -0.8 | -1.5 | V    |
| VIH                             | Logic Input High Voltage                       | G, /G  | 2.0  |      |      | V    |
| VIL                             | Logic Input Low Voltage                        | G, /G  |      |      | 0.8  | V    |
| VOH                             | High-level output voltage                      | I <sub>OH</sub> = -6mA, V <sub>ID</sub> = +200mV | 2.7  | 3.47 |      | V    |
| VOL                             | Low-level output voltage                       | I <sub>OL</sub> = 6mA, V <sub>ID</sub> = -200mV  |      | 0.16 | 0.4  | V    |
| V <sub>IT+</sub>                | Differential input high-threshold voltage      | VI = -7 V to 12 V                                |      |      | 0.2  | mV   |
| V <sub>IT-</sub>                | Differential input low-threshold voltage       | VI = -7 V to 12 V                                | -0.2 |      |      | mV   |
| V <sub>HYS</sub>                | Hysteresis voltage <sup>(1)</sup>              | V <sub>IT+</sub> - V <sub>IT-</sub>              |      | 40   |      | mV   |
| Rin                             | Input resistance                               | VI = -7V to 12V, one input to ground             | 96   | 176  |      | kΩ   |
| I <sub>I(A/B)</sub>             | Line input current                             | VI=12V,Other input at -7V to 12V                 |      | 50   | 150  | uA   |
|                                 |  | VI=-7V,Other input at -7V to 12V                 |      | 54   | 150  | uA   |
| I <sub>H(G,/G)</sub>            | High level enable current                      | VI=VCC   |      | 2.1  | 5.5  | uA   |
| I <sub>L(G,/G)</sub>            | Low level enable current                       | VI=GND   |      | 2.0  | 5.5  | uA   |
| I <sub>OZ</sub>                 | OFF state(High-impedance-state) output current | Vo=0V or VCC                                     | -1   | 0    | 1    | uA   |
| I <sub>OS</sub>                 | Short-circuit output current                   | VCC=MAX,Vo=0V,V <sub>ID</sub> >=0.2V             | -85  | -58  |      | mA   |
| I <sub>CC</sub>                 | Quiescent supply current                       | G,/G=VCC or GND,100 ohm Line inputs resistor     |      | 6.2  | 8    | mA   |
| C <sub>i</sub>                  | Input capacitance <sup>(1)</sup>               |  |      | 14   |      | pF   |

(1). Test data based on bench test and design simulation




## AC Electrical Specifications

Typical value is in  $V_{CC} = 3.3V$ ,  $T_A = +25^{\circ}C$ ,  $R_L = 100\Omega$  to GND, unless otherwise noted.


| Symbol    | Parameter  | Conditions                             | Min | Typ | Max | Unit |
|-----------|--|--|-----|-----|-----|------|
| $t_{PLH}$ | Propagation delay time, low-to-high-level output | SW is open, see Figure 1, $C_L=15pF$   |     | 22  | 30  | ns   |
| $t_{PHL}$ | Propagation delay time, high-to-low-level output |  |     | 22  | 30  | ns   |
| $tsk(p)$  | Pulse skew time ( $ t_{PLH} - t_{PHL} $ )        | SW is open, see Figure 1               |     | 1.3 | 6   | ns   |
| $t_r$     | Differential output rise times                   | SW is open, see Figure 1, $C_L=15pF$   |     | 3.3 | 11  | ns   |
| $t_f$     | Differential output fall times                   |  |     | 3.4 | 11  | ns   |
| $t_{PZH}$ | Output enable time to high level                 | SW is closed, see Figure 3, $C_L=50pF$ |     | 14  | 40  | ns   |
| $t_{PZL}$ | Output enable time to low level                  |  |     | 13  | 40  | ns   |
| $t_{PHZ}$ | Output disable time from high level              | SW is closed, see Figure 3, $C_L=50pF$ |     | 27  | 40  | ns   |
| $t_{PLZ}$ | Output disable time from low level               |  |     | 24  | 40  | ns   |
| $C_{pd}$  | Power dissipation capacitance <sup>(1)</sup>     | SW is open, see Figure 2               |     | 27  |     | pF   |

(1). Test data based on bench test and design simulation



## Test Circuits and Waveforms



**Figure 1. Receiver Propagation Delay and Output Transition Times Measurement**



**Figure 2. Receiver Propagation Delay and Differential Transition Times -- Test Circuit**


**High Speed Quad Differential RS422 Receiver**

**Figure 3A. Receiver Propagation Delay and Differential Transition Times**

**Figure 3B. Receiver Propagation Delay and Differential Transition Times**

## Theory of Operation

### Overview

3PEAK's TPT4032 is an enhanced RS422 device which meets standard TIA/EIA-422-B with strong ESD protection capability. The BUS-pin can pass  $\pm 18\text{kV}$  HBM-ESD, and  $\pm 15\text{ kV}$  IEC-Air ESD protection. It works in wide power supply range: from 3.0V to 5.5V VCC, which design quad receiver for balanced communication. It also features the wide input common-mode voltage and higher data rate, the TPT4032 can accept  $-7\text{V} \sim +12\text{V}$  common-mode differential input with  $100\ \Omega$  Load and 50Mbps data rate in 5.0V power supply, required by high speed field-bus applications. The TPT4032 only consume  $<1\mu\text{A}$  very low current in the power-off condition.

### Function block diagram



**Figure 4. Function block diagram**

### Feature Description

#### **-7V ~ +12V Common-Mode Range With $\pm 200\text{-mV}$ Sensitivity**

For a common-mode voltage range from  $-7\text{V}$  to  $+12\text{V}$ , the input voltage is acceptable in low ranges greater than  $200\text{ mV}$  as a standard.

#### **Input Fail-Safe function**

RS-485 specifies that the receiver output state should be logic high for differential input voltages of  $V_{AB} \geq +200\text{ mV}$  and logic low for  $V_{AB} \leq -200\text{ mV}$ . For input voltages in between these limits, the receiver output state is not defined and can randomly be high or low. In some abnormal case, if the input signal is removed, the receiver output is defined as certain state (typically high) through internal biasing circuits.

A loss of input signal can be caused by an open circuit caused by a wire break or the unintentional disconnection of a transceiver from the bus. The TPT4032 has an internal circuit that ensures functionality during an idle bus.

**Active-High in G and Active-Low in /G**

The G and /G logic inputs can configure the device to select receiver output status, and set a logic high on the G pin or a logic low on the /G pin to enable the device in normal operation mode, and it is easy to configure the logic from a controller or microprocessor.

**Power supply**

Both the logic and transmitters operate from a single power supply in wide range: 3.0 ~ 5.5V, making designs much more easily. The line quad drivers can operate off the same rail as the host controller or a similar low voltage supply, thus simplifying power structure. The 5.0V power supply is recommended to get better performance, especially in high data rate up-to 50Mbps.

**Device Functional Modes**

| Differential Input<br>A-B   | Enables |    | Outputs |
|-----------------------------|---------|----|---------|
|                             | G       | /G | R       |
| $V_{ID} \geq V_{IT+}$       | H       | X  | H       |
|                             | X       | L  | H       |
| $V_{IT} < V_{ID} < V_{IT+}$ | H       | X  | ?       |
|                             | X       | L  | ?       |
| $V_{ID} \leq V_{IT-}$       | H       | X  | L       |
|                             | X       | L  | L       |
| X                           | L       | H  | Z       |



Note:

H = High level, L = Low level, X = Irrelevant, Z = High impedance (off)

## Application and Implementation

**Application Information**


A typical system usually contain the drivers, receivers, and transceivers complied with RS-422, to reduce reflections in the transmission line, requires the proper cable termination for highly reliable applications. Only one driver on the bus is allowed per RS422 standard, as termination is used in circuit and it is usually placed at the end of the cable near the last receiver. In order to get the good performance and low cost of the application, and decide the type of termination. The different types of termination are unterminated lines, parallel termination, AC termination, and multipoint termination. For laboratory experiments, around 50 meter of 100-Ω, twisted-pair cable, a single driver and receiver, 3PEAK TPT4031 and TPT4032 were tested at room temperature with in 5.0V supply voltage.

**Typical Application**

**Figure 5. Typical application reference circuit**

**Figure 6. Typical application reference circuit**

Resistor and capacitor termination values are shown for each lab experiment, but vary from different system. For example, the termination resistor,  $R_T$ , must be within 20% of the characteristic impedance,  $Z_0$ , of the cable and can vary from about 80  $\Omega$  to 120  $\Omega$ .

Place 0.1 $\mu$ F bypass capacitors is required close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies.


## Tape and Reel Information



| Order Number | Package | D1<br>(mm) | W1<br>(mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P0<br>(mm) | W0<br>(mm) | Pin1<br>Quadrant |
|--------------|---------|------------|------------|------------|------------|------------|------------|------------|------------------|
| TPT4032-SO3R | SOP16   | 330        | 21.6       | 6.7        | 10.4       | 2.1        | 8.0        | 16.0       | Q1               |
| TPT4032-TS3R | TSSOP16 | 330        | 17.6       | 6.8        | 5.4        | 1.7        | 8.0        | 12.0       | Q1               |


## Package Outline Dimensions

### SO3R (SOP16)



## Package Outline Dimensions

### TS3R (TSSOP16)





## Order Information

| Order Number | Operating Temperature Range | Package      | Marking Information | MSL | Transport Media, Quantity | Eco Plan |
|--------------|-----------------------------|--------------|---------------------|-----|---------------------------|----------|
| TPT4032-SO3R | -40 to 125°C                | 16-Pin SOP   | T4032               | 3   | Tape and Reel, 2500       | Green    |
| TPT4032-TS3R | -40 to 125°C                | 16-Pin TSSOP | T4032               | 3   | Tape and Reel, 3000       | Green    |

(1) Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

---

 **3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.**

---

## IMPORTANT NOTICE AND DISCLAIMER

**Copyright©** 3PEAK 2012-2023. All rights reserved.

**Trademarks.** Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

**Performance Information.** Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

**Disclaimer.** 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.