

Description

The SX2N20MI silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system

General Features

VDS =200V, ID =2A

RDS(ON) <1800mΩ@ VGS=10V

Application

LED dimming

Emergency lamp



Absolute Maximum Ratings (TC=25°C unless otherwise noted)

Symbol	Parameter	Limit	Unit
VDS	Drain-Source Voltage	200	V
VGS	Gate-Source Voltage	±20	V
Id	Drain Current-Continuous	2	A
IDM	Drain Current-Pulsed (Note 1)	10	A
Pd	Maximum Power Dissipation	3	W
TJ,TSTG	Operating Junction and Storage Temperature Range	-55 To 150	°C
RθJA	Thermal Resistance,Junction-to-Ambient (Note 2)	41.7	°C/W







Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	200	-	-	V
IDSS	Zero Gate Voltage Drain Current	$V_{\text{DS}}=200\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
IGSS	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
$\text{V}_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.0	-	3.0	V
$\text{R}_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=2\text{A}$	-	1400	1800	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{\text{DS}}=15\text{V}, I_{\text{D}}=2\text{A}$	-	8	-	S
C_{iss}	Input Capacitance	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	580	-	PF
C_{oss}	Output Capacitance		-	90	-	PF
C_{rss}	Reverse Transfer Capacitance		-	3	-	PF
$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DD}}=100\text{V}, R_{\text{L}}=15\Omega$	-	10	-	nS
t_{r}	Turn-on Rise Time		-	12	-	nS
$t_{\text{d(off)}}$	Turn-Off Delay Time		-	15	-	nS
t_{f}	Turn-Off Fall Time		-	15	-	nS
Q_{g}	Total Gate Charge	$V_{\text{DS}}=100\text{V}, I_{\text{D}}=2\text{A}, V_{\text{GS}}=10\text{V}$	-	12	-	nC
Q_{gs}	Gate-Source Charge		-	2.5	-	nC
Q_{gd}	Gate-Drain Charge		-	3.8	-	nC
V_{SD}	Diode Forward Voltage (Note 3)	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=2\text{A}$	-	-	1.2	V
I_{S}	Diode Forward Current (Note 2)		-	-	2	A

Notes:

- 1、Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2、Surface Mounted on FR4 Board, $t \leq 10$ sec.
- 3、Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- 4、Guaranteed by design, not subject to production

Typical Characteristics



Typical Characteristics




Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 $V_{GS(th)}$ vs Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance

Package Mechanical Data : SOT23-3L



Symbol	Dimensions in Millimeters	
	MIN.	MAX.
A	0.900	1.150
A1	0.000	0.100
A2	0.900	1.050
b	0.300	0.500
c	0.080	0.150
D	2.800	3.000
E	1.200	1.400
E1	2.250	2.550
e		0.950TYP
e1	1.800	2.000
L		0.550REF
L1	0.300	0.500
θ	0°	8°

Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
TAPING	SOT-23-3L		3000