

Description

The SXJ14N65D protects sensitive semiconductor components from damage or upset due to electrostatic discharge (ESD) and other voltage induced transient events. They feature large cross-sectional area junctions for conducting high transient currents, offer desirable electrical characteristics for board level protection, such as fast response time, low operating voltage. It gives designer the flexibility to protect one bi-directional line in applications where arrays are not practical.

General Features

$V_{DS} = 650V$ (Type: 730V) $IDM = 14A$

$R_{DS(ON)} < 650m\Omega$ @ $V_{GS}=10V$

Application

Uninterruptible Power Supply(UPS)

Power Factor Correction (PFC)



Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Value	Unit
$VDSS$	Drain-Source Voltage ($V_{GS} = 0V$)	650	V
ID	Continuous Drain Current	8	A
IDM	Pulsed Drain Current (note1)	14	A
VGS	Gate-Source Voltage	± 30	V
E_{AS}	Single Pulse Avalanche Energy (note2)	125	mJ
P_D	Power Dissipation ($T_c = 25^\circ C$)	25.5	W
T_J, T_{stg}	Operating Junction and Storage Temperature Range	-55~+150	°C
R_{thJC}	Thermal Resistance, Junction-to-Case	4.9	°C/W
R_{thJA}	Thermal Resistance, Junction-to-Ambient	49	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
BVDSS	Drain to source breakdown voltage	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	650	700	--	V
$\Delta V_{DSS} / \Delta T_J$	Breakdown voltage temperature coefficient	$I_D=250\mu\text{A}$, referenced to 25°C	--	0.7	--	$\text{V}/^\circ\text{C}$
IDSS	Drain to source leakage current	$V_{DS}=650\text{V}$, $V_{GS}=0\text{V}$	--	--	1	μA
		$V_{DS}=520\text{V}$, $T_C=125^\circ\text{C}$	--	--	50	μA
IGSS	Gate to source leakage current, forward	$V_{GS}=30\text{V}$, $V_{DS}=0\text{V}$	--	--	100	nA
	Gate to source leakage current, reverse	$V_{GS}=-30\text{V}$, $V_{DS}=0\text{V}$	--	--	-100	nA
VGS(TH)	Gate threshold voltage	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	2.5	3.3	4.5	V
RDS(ON)	Drain to source on state resistance	$V_{GS}=10\text{V}$, $I_D = 3.2\text{A}$	--	560	650	$\text{m}\Omega$
Ciss	Input capacitance	$V_{GS}=0\text{V}$, $V_{DS}=100\text{V}$, $f=1\text{MHz}$	--	438	--	pF
Coss	Output capacitance		--	19.5	--	
Crss	Reverse transfer capacitance		--	1.32	--	
td(on)	Turn on delay time	$V_{DS}=400\text{V}$, $I_D=3.2\text{A}$, $R_G=4.7\Omega$, $V_{GS}=10\text{V}$	--	84.8	--	ns
tr	Rising time		--	25.2	--	
td(off)	Turn off delay time		--	227.6	--	
tr	Fall time		--	26.8	--	
Qg	Total gate charge	$V_{DS}=480\text{V}$, $V_{GS}=10\text{V}$, $I_D=3.2\text{A}$	--	11	--	nC
Qgs	Gate-source charge		--	2.1	--	
Qgd	Gate-drain charge		--	5.6	--	
IS	Continuous source current	Integral reverse p-n Junction diode in the MOSFET	--	--	11	A
ISM	Pulsed source current		--	--	44	A
VSD	Diode forward voltage drop.	$I_S=3.2\text{A}$, $V_{GS}=0\text{V}$	--	0.7	1.5	V
Tr	Reverse recovery time	$I_S=3.2\text{A}$, $V_{GS}=0\text{V}$, $V_{DD}=400\text{V}$, $dI_F/dt=100\text{A/us}$,	--	313	--	ns
			--	0.877	--	uC

Note :

- 1、The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2、The EAS data shows Max. rating . L=0.5mH, IAS =3.2A, VDD =50V, RG=25Ω
- 3、The test condition is Pulse Test: ISD ≤ ID, di/dt = 100A/us, VDD≤ BVDSS, Starting at $T_J =25^\circ\text{C}$
- 4、The power dissipation is limited by 150°C junction temperature
- 5、The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.

Typical Characteristics




Figure1: Power dissipation (Non FullPAK)




Figure2: Power dissipation (FullPAK)




Figure3:Max. transient thermal impedance
zn. c=f(tp);parameter:D=tT




Figure4:Max. transient thermal impedance
zn. c=f(tp);parameter:D=t pT




Figure5: Safe operating area (Non FullPAK)
 $\circ=f(vos);T=25^{\circ}C;D=0;$ parameter:tb




Figure6: Safe operating area (FullPAK)
 $\circ=f(vos);T=25^{\circ}C;D=0;$ parameter:tb

Typical Characteristics




Figure 7: Typ. output characteristics
 $I_D = f(V_{DS})$; $T_J = 25^\circ\text{C}$; parameter: V_{GS}




Figure 8 : Typ. output characteristics
 $I_D = f(V_{DS})$; $T_J = 125^\circ\text{C}$; parameter: V_{GS}




Figure 9 : Typ. drain-source on-state resistance
 $R_{DS(on)} = f(I_D)$; $T_J = 25^\circ\text{C}$; parameter: V_{DS}




Figure 10: drain -source on-state resistance
 $R_{DS(on)} = f(T_J)$; $I_D = 3.2\text{A}$, $V_{GS} = 10\text{V}$




Figure 11: Type. transfer characteristics
 $I_D = f(V_{GS})$; $V_{DS} = 20\text{V}$; parameter: T





Figure 12: Type. gate charge
 $V_{GS} = f(Q_{gate})$; $I_D = 3.2\text{A}$ pulsed; $V_{DS} = 480\text{V}$

Package Mechanical Data:TO-252-3L



Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.10		2.50	0.083		0.098
A2	0		0.10	0		0.004
B	0.66		0.86	0.026		0.034
B2	5.18		5.48	0.202		0.216
C	0.40		0.60	0.016		0.024
C2	0.44		0.58	0.017		0.023
D	5.90		6.30	0.232		0.248
D1	5.30REF			0.209REF		
E	6.40		6.80	0.252		0.268
E1	4.63			0.182		
G	4.47		4.67	0.176		0.184
H	9.50		10.70	0.374		0.421
L	1.09		1.21	0.043		0.048
L2	1.35		1.65	0.053		0.065
V1		7°			7°	
V2	0°		6°	0°		6°

Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
TAPING	TO-252-3L		1000