
Flexible Ultra-Low Jitter Clock Synthesizer

Features

- 115 fs at 156.25 MHz (1.875 MHz to 20 MHz)
- 265 fs at 156.25 MHz (12 kHz to 20 MHz)
- PCIe Gen 1/2/3/4/5/6 Compliant
- On-Chip Power Supply Regulation for Excellent Board-Level Power Supply Noise Immunity
- Generates up to 8 Combinations of Differential or 16 Single-Ended Clock Outputs
 - LVPECL, LVDS, HCSL, LVCMOS (SE or Diff)
- Selectable Input:
 - Crystal: 11.4 MHz to 27 MHz
 - Reference Input: 11.4 MHz to 80 MHz
- No External Crystal Oscillator Capacitors Required
- 2.5V or 3.3V Operating Power Supply
- Available in Industrial Temperature Range
- Available in Green, RoHS, and PFOS Compliant VQFN Packages:
 - 44-pin, 7 mm × 7 mm
 - 32-pin, 5 mm × 5 mm
 - 24-pin, 4 mm × 4 mm
 - 16-pin, 3 mm × 3.5 mm

Applications

- Ethernet 100/400/800G
- SONET/SDH
- PCI Express
- CPRI/OBSAI – Wireless Base Station
- Fibre Channel
- SAS/SATA
- DIMM

General Description


The SM802xxx series is a member of the ClockWorks® family of devices from Microchip and provide an extremely low-noise timing solution for applications such as (1-100) Gigabit Ethernet, SONET, wireless base station, satellite communication, Fibre Channel, SAS/SATA, and PCIe. It is based upon a unique PLL architecture that provides less than 250 fs phase jitter.

The devices operate from a 2.5V or 3.3V power supply and synthesize up to 8 different combinations (LVPECL, LVDS, HCSL) of differential or 16 single-ended output clocks. The devices accept an external reference clock or crystal input.


The SM802xxx series is fully programmable and a web tool is available to configure a part for samples at the [ClockWorks Configurator](#) tool.

SM802XXX

Package Types



Block Diagram



SM802XXX

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage (V_{DD} , $V_{DDO1/2}$).....	+4.6V
Input Voltage (V_{IN}).....	-0.5V to $V_{DD} + 0.5V$

Operating Ratings ††

Supply Voltage (V_{DD} , $V_{DDO1/2}$).....	+2.375V to +3.465V
---	--------------------

† **Notice:** Exceeding the absolute maximum ratings may damage the device.

†† **Notice:** The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

DC ELECTRICAL CHARACTERISTICS (Note 1)

Electrical Characteristics: $V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$; $V_{DD} = 3.3V \pm 5\%$, $V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$; $T_A = -40^\circ C$ to $+85^\circ C$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
3.3V Operating Voltage	V_{DD} , $V_{DDO1/2}$	3.135	3.3	3.465	V	$V_{DDO1} = V_{DDO2}$
2.5V Operating Voltage		2.375	2.5	2.625		
Total Supply Current, $V_{DD} + V_{DDO}$	I_{DD}	—	275	345	mA	8 LVPECL, 312.5 MHz (44-pin VQFN) Outputs open
		—	150	185		4 HCSL (PCIe), 100 MHz (32-pin or 24-pin VQFN) Outputs 50Ω to V_{SS}
		—	70	90		2 LVCMOS, 125 MHz (16-pin VQFN) Outputs open

Note 1: The circuit is designed to meet the AC and DC specifications shown in the Electrical Characteristics tables after thermal equilibrium has been established.

LVCMOS INPUTS (OE1, OE2, PLL_BYPASS, XTAL_SEL, FSEL) DC ELECTRICAL CHARACTERISTICS (Note 1)

Electrical Characteristics: $V_{DD} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$; $T_A = -40^\circ C$ to $+85^\circ C$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Input High Voltage	V_{IH}	2	—	$V_{DD} + 0.3$	V	—
Input Low Voltage	V_{IL}	-0.3	—	0.8	V	—
Input High Current	I_{IH}	—	—	150	μA	$V_{DD} = V_{IN} = 3.465V$
Input Low Current	I_{IL}	-150	—	—	μA	$V_{DD} = 3.465V$, $V_{IN} = 0V$

Note 1: The circuit is designed to meet the AC and DC specifications shown in the Electrical Characteristics tables after thermal equilibrium has been established.

LVDS OUTPUT DC ELECTRICAL CHARACTERISTICS (Note 1)

Electrical Characteristics: $V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$; $V_{DD} = 3.3V \pm 5\%$, $V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$; $T_A = -40^\circ C$ to $+85^\circ C$. $R_L = 100\Omega$ across Q1 and /Q1.

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Differential Output Voltage	V_{OD}	275	350	475	mV	Figure 5-8
V_{OD} Magnitude Change	ΔV_{OD}	—	—	40	mV	—
Offset Voltage	V_{OS}	1.15	1.25	1.50	V	—
V_{OS} Magnitude Change	ΔV_{OS}	—	—	50	mV	—

Note 1: The circuit is designed to meet the AC and DC specifications shown in the Electrical Characteristics tables after thermal equilibrium has been established.

HCSL OUTPUT DC ELECTRICAL CHARACTERISTICS (Note 1)

Electrical Characteristics: $V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$; $V_{DD} = 3.3V \pm 5\%$, $V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$; $T_A = -40^\circ C$ to $+85^\circ C$. $R_L = 50\Omega$ to V_{SS} .

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Output High Voltage	V_{OH}	660	700	850	mV	—
Output Low Voltage	V_{OL}	-150	0	27	mV	—
Output Voltage Swing	V_{SWING}	250	350	550	mV	—

Note 1: The circuit is designed to meet the AC and DC specifications shown in the Electrical Characteristics tables after thermal equilibrium has been established.

LVPECL OUTPUT DC ELECTRICAL CHARACTERISTICS (Note 1)

Electrical Characteristics: $V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$; $V_{DD} = 3.3V \pm 5\%$, $V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$; $T_A = -40^\circ C$ to $+85^\circ C$. $R_L = 50\Omega$ to $V_{DDO} - 2V$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Output High Voltage	V_{OH}	$V_{DDO} - 1.145$	$V_{DDO} - 0.97$	$V_{DDO} - 0.845$	V	—
Output Low Voltage	V_{OL}	$V_{DDO} - 1.945$	$V_{DDO} - 1.77$	$V_{DDO} - 1.645$	V	—
Output Voltage Swing	V_{SWING}	0.6	0.8	1.0	V	—

Note 1: The circuit is designed to meet the AC and DC specifications shown in the Electrical Characteristics tables after thermal equilibrium has been established.

LVC MOS OUTPUT DC ELECTRICAL CHARACTERISTICS (Note 1)

Electrical Characteristics: $V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$; $V_{DD} = 3.3V \pm 5\%$, $V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$; $T_A = -40^\circ C$ to $+85^\circ C$. $R_L = 50\Omega$ to $V_{DDO}/2$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Output High Voltage	V_{OH}	$V_{DDO} - 0.7$	—	—	V	Figure 5-9
Output Low Voltage	V_{OL}	—	—	0.6	V	Figure 5-9

Note 1: The circuit is designed to meet the AC and DC specifications shown in the Electrical Characteristics tables after thermal equilibrium has been established.

SM802XXX

REF_IN DC ELECTRICAL CHARACTERISTICS (Note 1)

Electrical Characteristics: $V_{DD} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$; $T_A = -40^\circ C$ to $+85^\circ C$.						
Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Input High Voltage	V_{IH}	1.1	—	$V_{DD} + 0.3$	V	—
Input Low Voltage	V_{IL}	-0.3	—	0.6	V	—
Input Current	I_{IN}	-5	—	5	μA	$XTAL_SEL = V_{IL}, V_{IN} = 0V$ to V_{DD}
		—	20	—	μA	$XTAL_SEL = V_{IH}, V_{IN} = V_{DD}$

Note 1: The circuit is designed to meet the AC and DC specifications shown in the Electrical Characteristics tables after thermal equilibrium has been established.

CRYSTAL CHARACTERISTICS

Electrical Characteristics: $V_{DD} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$; $T_A = -40^\circ C$ to $+85^\circ C$.						
Parameter	Min.	Typ.	Max.	Units	Conditions	
Mode of Oscillation	Fundamental, parallel resonant			—	10 pF load capacitance	
Frequency	11.4	—	27	MHz	—	
Equivalent Series Resistance (ESR)	—	—	30	Ω	—	
Shunt Capacitance, C_0	—	2	5	pF	—	
Correlation Drive Level	—	10	100	μW	—	

LVPECL AC ELECTRICAL CHARACTERISTICS (Note 1, Note 2, Note 3, Note 4)

Electrical Characteristics: $V_{DDA} = V_{DD} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{DDO} = 2.5V$ or $3.3V \pm 5\%$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted.						
Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Output Frequency	F_{OUT}	11	—	840	MHz	—
LVPECL Output Rise/Fall Time	t_r/t_f	80	175	350	ps	20% - 80%
Output Duty Cycle	ODC	48	50	52	%	< 350 MHz
		45	50	55	%	≥ 350 MHz
Output-to-Output Skew	T_{SKEW}	—	—	45	ps	Note 5
PLL Lock Time	T_{LOCK}	—	—	20	ms	—
RMS Phase Jitter @ 156.25 MHz	$T_{jit}(\emptyset)$	—	265	—	fs	Integration Range (12 kHz to 20 MHz)
		—	115	—	fs	Integration Range (1.875 MHz to 20 MHz)

- Note 1:** The circuit is designed to meet the AC and DC specifications shown in the Electrical Characteristics tables after thermal equilibrium has been established.
- 2:** See Figure 5-6 through Figure 5-9 for load test circuit examples.
- 3:** All phase noise measurements were taken with an Agilent 5052B phase noise system.
- 4:** Output load is 50Ω to $V_{DD} - 2V$.
- 5:** Defined as skew between outputs at the same supply voltage and with equal load conditions; Measured at the output differential crossing points.

LVDS AC ELECTRICAL CHARACTERISTICS (Note 1, Note 2, Note 3, Note 4)

Electrical Characteristics: $V_{DDA} = V_{DD} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{DDO} = 2.5V$ or $3.3V \pm 5\%$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted.

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Output Frequency	f_{OUT}	11.4	—	840	MHz	—
LVDS Output Rise/Fall Time	t_r/t_f	100	160	400	ps	20% - 80%
Output Duty Cycle	ODC	48	50	52	%	< 350 MHz
		45	50	55	%	\geq 350 MHz
Output-to-Output Skew	t_{SKEW}	—	—	45	ps	Note 5
PLL Lock Time	t_{LOCK}	—	—	20	ms	—
RMS Phase Jitter @ 156.25 MHz	$t_{jit}(\emptyset)$	—	110	—	fs	Integration Range (1.875 MHz to 20 MHz)
PCIe Refclk Jitter	$t_{jphPCIe6_CC}$	—	6	12	fs_{RMS}	PCIe Gen 6 (64 GT/s) in Clock Generator Mode

- Note 1:** The circuit is designed to meet the AC and DC specifications shown in the Electrical Characteristics tables after thermal equilibrium has been established.
- 2:** See Figure 5-6 through Figure 5-9 for load test circuit examples.
- 3:** All phase noise measurements were taken with an Agilent 5052B phase noise system.
- 4:** Outputs terminated 100 Ω between Q and /Q. All unused outputs must be terminated.
- 5:** Defined as skew between outputs at the same supply voltage and with equal load conditions; Measured at the output differential crossing points.

HCSL AC ELECTRICAL CHARACTERISTICS (Note 1, Note 2, Note 3, Note 4)

Electrical Characteristics: $V_{DDA} = V_{DD} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{DDO} = 2.5V$ or $3.3V \pm 5\%$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted.

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Output Frequency	f_{OUT}	11.4	—	840	MHz	—
Output Rise/Fall Time	t_r/t_f	150	300	450	ps	20% - 80%
Output Duty Cycle	ODC	48	50	52	%	< 350 MHz
		45	50	55	%	\geq 350 MHz
Output-to-Output Skew	t_{SKEW}	—	—	50	ps	Note 5
PLL Lock Time	t_{LOCK}	—	—	20	ms	—
RMS Phase Jitter @ 100 MHz	$t_{jit}(\emptyset)$	—	265	—	fs	Integration Range (12 kHz to 20 MHz)
		—	115	—	fs	Integration Range (1.875 MHz to 20 MHz)
PCIe Refclk Jitter	$t_{jphPCIe6_CC}$	—	6	12	fs_{RMS}	PCIe Gen 6 (64 GT/s) in Clock Generator Mode

- Note 1:** The circuit is designed to meet the AC and DC specifications shown in the Electrical Characteristics tables after thermal equilibrium has been established.
- 2:** See Figure 5-6 through Figure 5-9 for load test circuit examples.
- 3:** All phase noise measurements were taken with an Agilent 5052B phase noise system.
- 4:** Output load is 50 Ω to $V_{DD} / 2$.
- 5:** Defined as skew between outputs at the same supply voltage and with equal load conditions; Measured at the output differential crossing points.

SM802XXX

LVCMOS AC ELECTRICAL CHARACTERISTICS (Note 1, Note 2, Note 3, Note 4)

Electrical Characteristics: $V_{DDA} = V_{DD} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{DDO} = 2.5V$ or $3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Output Frequency	F_{OUT}	11.4	—	250	MHz	—
REF_IN Frequency	F_{REF}	11	—	80	MHz	—
Output Rise/Fall Time	t_r/t_f	100	—	500	ps	20% - 80%
Output Duty Cycle	ODC	45	50	55	%	—
Output-to-Output Skew	T_{SKEW}	—	—	60	ps	Note 5
PLL Lock Time	T_{LOCK}	—	—	20	ms	—
RMS Phase Jitter @ 125 MHz	$T_{jit(\emptyset)}$	—	115	—	fs	Integration Range (1.875 MHz to 20 MHz)

Note 1: The circuit is designed to meet the AC and DC specifications shown in the Electrical Characteristics tables after thermal equilibrium has been established.

2: See Figure 5-6 through Figure 5-9 for load test circuit examples.

3: All phase noise measurements were taken with an Agilent 5052B phase noise system.

4: Output load is 50Ω to $V_{DD} / 2$.

5: Defined as skew between outputs at the same supply voltage and with equal load conditions; Measured at the output differential crossing points.

TEMPERATURE SPECIFICATIONS

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Ambient Temperature Range	T_A	-40	—	+85	°C	—
Lead Temperature	—	—	—	+260	°C	Soldering, 20s
Case Temperature	—	—	—	+115	°C	—
Storage Temperature Range	T_S	-65	—	+150	°C	—
Package Thermal Resistances (Note 1)						
Junction Thermal Resistance, 7 x 7 VQFN-44Ld	θ_{JA}	—	24	—	°C/W	—
Junction Thermal Resistance, 5 x 5 VQFN-32Ld	θ_{JA}	—	34	—	°C/W	—
Junction Thermal Resistance, 4 x 4 VQFN-24Ld	θ_{JA}	—	50	—	°C/W	—
Junction Thermal Resistance, 3 x 3.5 VQFN-16Ld	θ_{JA}	—	60	—	°C/W	—

Note 1: Package thermal resistance assumes the exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB.

SM802XXX

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 2-1](#).

TABLE 2-1: PIN FUNCTION TABLE

Pin Numbers by Package Option						Pin Name	Pin Type	Pin Level	Pin Function	
#1 44-pin	#2 32-pin	#3 24-pin	#4 24-pin	#5 16-pin	#6 16-pin					
18	13	10	9	—	6	XIN	I,O (SE)	—	Crystal connections.	
19	14	11	10	—	7	XOUT				
17	12	9	8	7	—	REF_IN	I, (SE)	LVC MOS	Reference clock input.	
14	10	—	6	6	—	FSEL	I, (SE)	LVC MOS	Frequency Select, divides output frequencies by 2. 0 = FREQ, 1 = FREQ/2, 45 kΩ pull-up	
10	6	6	4	—	—	XTAL SEL	I, (SE)	LVC MOS	XTAL Select, selects between XTAL and REF_IN 0 = REF_IN, 1 = XTAL, 45 kΩ pull-up	
9	5	5	3	—	—	PLL BYPASS	I, (SE)	LVC MOS	Bypasses the PLL and switches the XTAL or REF_IN frequency to all outputs 0 = PLL mode, 1 = Bypass mode, 45 kΩ pull-down	
25	—	—	—	—	—	/QA	O	Various	Clock Outputs from Bank 1 Each output can be programmed to its own logic type: LVPECL, LVDS, HCSL, or LVC MOS (Note 1)	
26	—	—	—	—	—	QA				
28	21	16	—	—	—	/QB	O	Various		
29	22	17	—	—	—	QB				
32	—	—	—	—	—	/QC	O	Various		
33	—	—	—	—	—	QC				
35	25	20	19	14	14	/QD	O	Various		
36	26	21	20	15	15	QD				
41	30	23	22	—	—	/QE	O	Various		
42	31	24	23	—	—	QE				
1	—	—	—	1	1	/QF	O	Various	Clock Outputs from Bank 2 Each output can be programmed to its own logic type: LVPECL, LVDS, HCSL, or LVC MOS (Note 1)	
2	—	—	—	2	2	QF				
4	3	3	—	—	—	/QG	O	Various		
5	4	4	—	—	—	QG				
7	—	—	—	—	—	/QH	O	Various		
8	—	—	—	—	—	QH				
31	23	18	17	16	16	V _{DDO1}	PWR	—		Power Supply for the outputs on Bank 1.
37	27	—	—	—	—					
38	—	—	—	—	—					
16	1	1	24	16	16	V _{DDO2}	PWR	—		Power Supply for the outputs on Bank 2.
43	32	—	—	—	—					
44	—	—	—	—	—					
24	19	22	21	—	—	V _{SSO1}	PWR	—	Power Supply Ground for the outputs on Bank 1.	
39	28	—	—	—	—					

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

Pin Numbers by Package Option						Pin Name	Pin Type	Pin Level	Pin Function
#1 44-pin	#2 32-pin	#3 24-pin	#4 24-pin	#5 16-pin	#6 16-pin				
3	2	2	2	—	—	V _{SSO2}	PWR	—	Power Supply Ground for the outputs on Bank 2.
6	29	—	—	—	—				
40	—	—	—	—	—				
11	7	7	5	4	4	TEST	—	—	Used for production test. Do not connect anything to these pins.
20	15	12	11	8	8				
27	20	15	16	11	11				
30	24	19	18	13	13				
34	—	—	—	—	—				
12	8	8	1	5	5	V _{DD}	PWR	—	Core power supply.
13	9	—	—	—	—	V _{SS}	PWR	—	Core power supply ground.
21	17	13	13	3	3				
23	18	14	14	9	9				
—	—	—	15	10	10				
—	—	—	—	12	12				
—	—	—	—	—	—	EPAD	—	—	The exposed pad must be connected to the V _{SS} ground plane.
15	11	—	7	—	—	OE1	I, (SE)	LVC MOS	Output Enable 1, OUT1–8 disables to tri-state, 0 = Disabled, 1 = Enabled, 45 kΩ pull-up
22	16	—	12	—	—	OE2	I, (SE)	LVC MOS	Output Enable 2, OUT9–16 disables to tri-state, 0 = Disabled, 1 = Enabled, 45 kΩ pull-up

Note 1: In the case of LVC MOS, an output pair can provide two single-ended LVC MOS outputs.

TABLE 2-2: TRUTH TABLE

Control Pin	Internal Resistor (Note 1)	0 Level (Low)	1 Level (High)
OE1	Pull-Up	Outputs QA~QD disabled to Hi Z (Tri-State)	Outputs QA~QD enabled
OE2	Pull-Up	Outputs QE~QH disabled to Hi Z (Tri-State)	Outputs QE~QH enabled
XTAL_SEL	Pull-Up	External reference clock input is selected	Crystal is selected
FSEL; (Note 2)	Pull-Up	Output = Target Frequency x2 or /2	Output = Target Frequency
PLL_BYPASS	Pull-Down	PLL frequency is connected to outputs	PLL is bypassed, Crystal or Ref-in is connected to outputs

Note 1: The internal resistor sets the default logic level on the control pin when the pin is left open. Pull up will set default logic 1 and pull down will set default logic 0. When the pin is not available on a specific configuration, the level will be the default logic level.

- 2:** The FSEL pin behavior can be programmed between two types:
- At FSEL=0 (low), the output frequency changes to multiply by 2.
 - At FSEL=1 (high), the output frequency changes to divide by 2.
- The FSEL function affects all outputs the same way, all outputs change when the FSEL pin level changes.

3.0 PHASE NOISE PLOTS




FIGURE 3-1: 100 MHz HCSSL, 254 $f_{s_{RMS}}$ for 12 kHz to 20 MHz Integration Range.




FIGURE 3-2: 125 MHz LVCMOS, 114 $f_{s_{RMS}}$ for 1.875 MHz to 20 MHz Integration Range.




FIGURE 3-3: 156.25 MHz LVPECL, $245f_{RMS}$ for 12 kHz to 20 MHz Integration Range.




FIGURE 3-4: 644.53125 MHz LVDS, $293f_{RMS}$ for 12 kHz to 20 MHz Integration Range.

SM802XXX

4.0 APPLICATION INFORMATION

4.1 Input Reference

When operating with a crystal input reference, do not apply a switching signal to REF_IN.

4.2 Crystal Layout

Keep the layers under the crystal as open as possible and do not place switching signals or noisy supplies under the crystal. Crystal load capacitance is built inside the die, so no external capacitance is needed. See the Microchip application note ANTC207 for further details.

4.3 Power Supply Decoupling

Place the smallest value decoupling capacitor (4.7 nF above) between the V_{DD} and V_{SS} pins, as close as possible to those pins and at the same side of the PCB as the IC. The shorter the physical path from V_{DD} to capacitor and back from capacitor to V_{SS} , the more effective the decoupling. Use one 4.7 nF capacitor for each V_{DD} pin on the SM802xxx.

The impedance value of the ferrite bead (FB) needs to be between 80 Ω and 240 Ω with a saturation current ≥ 150 mA.

The V_{DDO1} and V_{DDO2} pins connect directly to the V_{DD} plane. All V_{DD} pins on the SM802xxx connect to V_{DD} after the power supply filter.

4.4 Output Traces

Design the traces for the output signals according to the output logic requirements. If LVCMOS is unterminated, add a 30 Ω resistor in series with the output, as close as possible to the output pin, and start a 50 Ω trace on the other side of the resistor.

For differential traces, you can either use a differential design or two separate 50 Ω traces. For EMI reasons, it is better to use a differential design.

LVDS can be AC-coupled or DC-coupled to its termination.

5.0 POWER SUPPLY FILTERING RECOMMENDATIONS




FIGURE 5-1: Preferred Filter, Using the MIC94300 or MIC94310 Ripple Blocker.




FIGURE 5-2: Alternative, Traditional Filter, Using a Ferrite Bead.




FIGURE 5-3: Duty Cycle Timing.




FIGURE 5-6: LVPECL Output Load and Test Circuit.




FIGURE 5-4: All Outputs Rise/Fall Time.




FIGURE 5-7: HCSL Output Load and Test Circuit.




FIGURE 5-5: RMS Phase/Noise/Jitter.

SM802XXX




FIGURE 5-8: LVDS Output Load and Test Circuit.




FIGURE 5-9: LVCMOS Output Load and Test Circuit.





FIGURE 5-10: Crystal Input Interface.

6.0 PACKAGING INFORMATION

6.1 Package Marking Information



Legend:

- XX...X Product code or customer-specific information
- Y Year code (last digit of calendar year)
- YY Year code (last 2 digits of calendar year)
- WW Week code (week of January 1 is week '01')
- NNN Alphanumeric traceability code
- (e3) Pb-free JEDEC® designator for Matte Tin (Sn)
- * This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
- , ▲, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle mark).

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.


Underbar (_) and/or Overbar (¯) symbol may not be to scale.

SM802XXX

44-Lead VQFN Package Outline and Recommended Land Pattern

44-Lead Very Thin Plastic Quad Flat, No Lead Package (PNA) - 7x7x0.9 mm Body [VQFN] With 3.3 mm Exposed Pad; Micrel Legacy Package QFN77-44LD-PL-1


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-1283 Rev A Sheet 1 of 2

44-Lead Very Thin Plastic Quad Flat, No Lead Package (PNA) - 7x7x0.9 mm Body [VQFN] With 3.3 mm Exposed Pad; Micrel Legacy Package QFN77-44LD-PL-1

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	44		
Pitch	e	0.50 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Length	D	7.00 BSC		
Exposed Pad Length	D2	3.20	3.30	3.40
Overall Width	E	7.00 BSC		
Exposed Pad Width	E2	3.20	3.30	3.40
Terminal Width	b	0.20	0.25	0.30
Terminal Length	L	0.55	0.60	0.65
Terminal-to-Exposed-Pad	K	0.20	-	-

Notes:


- Pin 1 visual index feature may vary but must be located within the hatched area.
- Package is saw singulated.
- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1283 Rev A Sheet 2 of 2

SM802XXX

44-Lead Very Thin Plastic Quad Flat, No Lead Package (PNA) - 7x7x0.9 mm Body [VQFN] With 3.3 mm Exposed Pad; Micrel Legacy Package QFN77-44LD-PL-1

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Center Pad Width	X2			3.40
Center Pad Length	Y2			3.40
Contact Pad Spacing	C1		6.70	
Contact Pad Spacing	C2		6.70	
Contact Pad Width (Xnn)	X1			0.30
Contact Pad Length (Xnn)	Y1			1.05
Contact Pad to Center Pad (Xnn)	G1		1.17	
Contact Pad to Contact Pad (Xnn)	G2	0.20		


Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, please refer to current industry standard IPC-7093.

Microchip Technology Drawing C04-3283 Rev A

32-Lead Very Thin Plastic Quad Flat, No Lead Package (PEA) - 5x5x0.9 mm Body [VQFN] Micrel Legacy Package QFN55-32LD-PL-1

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-1118-PEA Rev A Sheet 1 of 2

SM802XXX

32-Lead Very Thin Plastic Quad Flat, No Lead Package (PEA) - 5x5x0.9 mm Body [VQFN] Micrel Legacy Package QFN55-32LD-PL-1

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Terminals	N	32		
Pitch	e	0.50 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.203 REF		
Overall Length	D	5.00 BSC		
Exposed Pad Length	D2	3.05	3.10	3.15
Overall Width	E	5.00 BSC		
Exposed Pad Width	E2	3.05	3.10	3.15
Terminal Width	b	0.20	0.25	0.30
Terminal Length	L	0.35	0.40	0.45
Terminal-to-Exposed-Pad	K	0.20	-	-


Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1118-PEA Rev A Sheet 2 of 2

32-Lead Very Thin Plastic Quad Flat, No Lead Package (PEA) - 5x5x0.9 mm Body [VQFN] Micrel Legacy Package QFN55-32LD-PL-1

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	X2			3.15
Optional Center Pad Length	Y2			3.15
Contact Pad Spacing	C1		4.90	
Contact Pad Spacing	C2		4.90	
Contact Pad Width (Xnn)	X1			0.30
Contact Pad Length (Xnn)	Y1			0.90
Contact Pad to Center Pad (Xnn)	G1	0.43		
Contact Pad to Contact Pad (Xnn)	G2	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

Notes:


- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-3118-PEA Rev A

SM802XXX

24-Lead Very Thin Quad Flat, No Lead Package (NYA) - 4x4x0.9 mm Body [VQFN] With 2.5 mm Exposed Pad; Micrel Legacy Package Code QFN44-24LD-PL-1


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-1113-NYA Rev A Sheet 1 of 2

24-Lead Very Thin Quad Flat, No Lead Package (NYA) - 4x4x0.9 mm Body [VQFN] With 2.5 mm Exposed Pad; Micrel Legacy Package Code QFN44-24LD-PL-1

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



DETAIL A
ALTERNATE PIN 1
INDEX



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Terminals	N	24		
Pitch	e	0.50 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.203 REF		
Overall Length	D	4.00 BSC		
Exposed Pad Length	D2	2.45	2.50	2.55
Overall Width	E	4.00 BSC		
Exposed Pad Width	E2	2.45	2.50	2.55
Terminal Width	b	0.20	0.25	0.30
Terminal Length	L	0.35	0.40	0.45
Terminal-to-Exposed-Pad	K	0.35 REF		

Notes:


- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1113-NYA Rev A Sheet 2 of 2

SM802XXX

24-Lead Very Thin Quad Flat, No Lead Package (NYA) - 4x4x0.9 mm Body [VQFN] With 2.5 mm Exposed Pad; Micrel Legacy Package Code QFN44-24LD-PL-1

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Center Pad Width	X2			2.55
Center Pad Length	Y2			2.55
Contact Pad Spacing	C1		3.90	
Contact Pad Spacing	C2		3.90	
Contact Pad Width (X24)	X1			0.30
Contact Pad Length (X24)	Y1			0.85
Contact Pad to Center Pad (X24)	G1	0.25		
Contact Pad to Contact Pad (X20)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-3113-NYA Rev A

16-Lead Very Thin Plastic Quad Flat, No Lead Package (MYA) 3.0x3.5 mm Body [VQFN] With 1.9x2.4 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-1100-MYA Rev A Sheet 1 of 2

SM802XXX

16-Lead Very Thin Plastic Quad Flat, No Lead Package (MYA) 3.0x3.5 mm Body [VQFN] With 1.9x2.4 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	16		
Pitch	e	0.50 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.203 REF		
Overall Length	D	3.00 BSC		
Exposed Pad Length	D2	1.85	1.90	1.95
Overall Width	E	3.50 BSC		
Exposed Pad Width	E2	2.35	2.40	2.45
Terminal Width	b	0.20	0.25	0.30
Terminal Length	L	0.30	0.35	0.40
Terminal-to-Exposed-Pad	K	0.20 REF		


Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1100-MYA Rev A Sheet 2 of 2

16-Lead Very Thin Plastic Quad Flat, No Lead Package (MYA) 3.0x3.5 mm Body [VQFN] With 1.9x2.4 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Center Pad Width	X2			1.95
Center Pad Length	Y2			2.45
Contact Pad Spacing	C1		3.10	
Contact Pad Spacing	C2		3.60	
Contact Pad Width (Xnn)	X1			0.30
Contact Pad Length (Xnn)	Y1			0.65
Contact Pad to Center Pad (Xnn)	G1	0.20		
Contact Pad to Contact Pad (Xnn)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-3100-MYA Rev A

SM802XXX

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (March 2019)

- Converted Micrel document SM802xxx to Microchip data sheet DS20006176B.
- Minor text changes throughout.
- Updated the Crystal and Reference Input frequency ranges in the [Features](#) section and in [Crystal Characteristics](#) table.
- Updated ESR value in [Crystal Characteristics](#) table.
- Updated the 12 kHz to 20 MHz Phase Jitter to 265 fs in the [Features](#) and in [LVPECL AC Electrical Characteristics \(Note 1, Note 2, Note 3, Note 4\)](#).
- Updated Output Frequency minimum and typical Phase Jitter in [LVDS AC Electrical Characteristics \(Note 1, Note 2, Note 3, Note 4\)](#), [HCSL AC Electrical Characteristics \(Note 1, Note 2, Note 3, Note 4\)](#), and [LVCMOS AC Electrical Characteristics \(Note 1, Note 2, Note 3, Note 4\)](#).
- Corrected the impedance values for using a ferrite bead in [Power Supply Decoupling](#) section.

Revision B (September 2024)

- Added PCIe Compliance bullet to [Features](#).
- Updated Gigabit Ethernet bullet in [Applications](#).
- Updated all package drawing outlines and added the [Package Marking Information](#) section.
- Changed all instances of QFN in the document to VQFN.
- Added PCIe Refclk Jitter value to [LVDS AC Electrical Characteristics \(Note 1, Note 2, Note 3, Note 4\)](#) and [HCSL AC Electrical Characteristics \(Note 1, Note 2, Note 3, Note 4\)](#).

SM802XXX

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<u>PART NO.</u>	X	X	X	-	X								
Device	Voltage Option	Package Type	Temperature		Special Processing	Examples:							
<p>Device: SM802xxx: Flexible Ultra-Low Jitter Clock Synthesizer</p> <p>Voltage Option: U = 2.5V/3.3V</p> <p>Package Type: M = 44-, 32-, 24-, or 16-VQFN; see the Package Options Table (Note 1).</p> <p>Temperature: G = -40°C to +85°C (NiPdAu Lead Free)</p> <p>Special Processing: Blank = Tray TR = Tape and Reel</p>						<p>a) SM802xxxUMG: Flexible Ultra-Low Jitter Clock Synthesizer, 2.5V/3.3V Voltage Option, VQFN Package, -40°C to +85°C Temperature Range, Tray</p> <p>b) SM802xxxUMG-TR: Flexible Ultra-Low Jitter Clock Synthesizer, 2.5V/3.3V Voltage Option, VQFN Package, -40°C to +85°C Temperature Range, Tape & Reel</p>							
Package Options Table (Note 1)													
Package Option	VQFN Package	# of Outputs	XTAL	REF_IN	XTAL_SEL	FSEL	OE1 OE2	PLL BYPASS					
#1	44-Pin 7x7	8 Diff.	Yes	Yes	Yes	Yes	Yes	Yes					
#2	32-Pin 5x5	4 Diff.	Yes	Yes	Yes	Yes	Yes	Yes					
#3	24-Pin 4x4	4 Diff.	Yes	Yes	Yes	No	No	Yes					
#4	24-Pin 4x4	2 Diff.	Yes	Yes	Yes	Yes	Yes	Yes					
#5	16-Pin 3x3.5	2 Diff.	No	Yes	No	Yes	No	No					
#6	16-Pin 3x3.5	2 Diff.	Yes	No	No	No	No	No					
Note 1: Use the web tool at http://clockworks.microchip.com/micrel/ to determine the desired configuration.													

SM802XXX

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzor, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGA, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019 - 2024, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-0296-5



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Novi, MI
Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto

Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Hod Hasharon
Tel: 972-9-775-5100

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820