




PRODUCT SPECIFICATION

HDA700LPT-3SHL

7", TFT WVGA (800X480) COLOR
LCD DISPLAY MODULE



HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 1 OF 32
	Z.W.	1.0		DATE: 7/8/16

1. General Specifications

No	Item	Contents	Unit
1	Size	7.0	inch
2	Resolution	800RGB*480	
3	Interface	LVDS	
4	Color Depth	262K	
5	Technology Type	a-Si TFT	
6	Pixel size	0.1905*0.1905	mm
7	Pixel Arrangement	RGB Vertical Stripe	
8	Display Mode	Transmissive	
9	Surface Treatment	Anti-glare	
10	Viewing Direction	12:00	o'clock
11	LCM (W x H x D)	174.40*113.44*2.0	mm
12	Active Area (W x H)	152.4*91.44	mm
13	With/Without CTP	With CTP	
14	LED Numbers	33	

HANTRONIX, INC.
10080 BUBB RD.
CUPERTINO, CA 95014




Q.A.:
Z.W.

REV.:
1.0

HDA700LPT-3SHL

SHEET 2 OF 32

DATE:
7/8/16



CON2	PIN	SYMBOL	PIN	SYMBOL
1	NC	21	NC	
2	VDD	22	GN	
3	VDD	23	NC	
4	NC	24	NC	
5	NC	25	GN	
6	NC	26	NC	
7	GN	27	NC	
8	RXIN0	28	NC	
9	RXIN0	29	NC	
10	GN	30	GN	
11	RXIN+	31	LED+	
12	RXIN+	32	LED-	
13	GN	33	NC	
14	RXIN2	34	NC	
15	RXIN2	35	NC	
16	GN	36	NC	
17	RXCIN+	37	NC	
18	RXCIN+	38	NC	
19	GN	39	LED+	
20	NC	40	LED+	

1	Operating Voltage:	Vcc=3.1V Typ.
2	Resolution:	800RGB*480
3	Color:	262K LPTS
4	Interface:	LVDS
5	Display type:	Transmissive
6	Viewing Direction:	±20° without 0-βmm
7	Operating Temp:	-20°C~70°C
8	Storage Temp:	-30°C~80°C
9	Driver IC:	F75526
10	CP Driver IC:	8700d/m (7pp)
11	LED Luminance:	8700d/m (7pp)
12	Unspecified tolerance:	±0.2

CON1:	1	2	3	4	5	6
REST	VDD(+3.3V)	GN	INT	SDA	SCL	

Backlight circuit diagram:
(LED 11V53=33PCS)
8.9V(Min)~9V(Typ)~10.9V(Max)@230mA

HANTRONIX, INC.
10080 BUBB RD.
CUPERTINO, CA 95014

Q.A.:
Z.W.

REV.:
1.0

HDA700LPT-3SHL

SHEET 3 OF 32
DATE: 7/8/16

3. PIN Assignment

Pin No	Symbol	Function	Remark
1	NC	No connection	
2	VDD	Power Voltage for digital circuit	
3	VDD	Power Voltage for digital circuit	
4-6	NC	No connection	
7	GND	Ground	
8	RXIN0-	-LVDS differential data input	
9	RXIN0+	+LVDS differential data input	
10	GND	Ground	
11	RXIN1-	-LVDS differential data input	
12	RXIN1+	+LVDS differential data input	
13	GND	Ground	
14	RXIN2-	-LVDS differential data input	
15	RXIN2+	+LVDS differential data input	
16	GND	Ground	
17	RXCLKIN-	-LVDS differential clock input	
18	RXCLKIN+	+LVDS differential clock input	
19	GND	Ground	
20	NC	No connection	
21	NC	No connection	
22	GND	Ground	
23	NC	No connection	
24	NC	No connection	
25	GND	Ground	
26-29	NC	No connection	
30	GND	Ground	
31	LED-	LED Cathode	
32	LED-	LED Cathode	
33-38	NC	No connection	
39	LED+	LED Anode	
40	LED+	LED Anode	

HANTRONIX, INC.
10080 BUBB RD.
CUPERTINO, CA 95014

Q.A.:
Z.W.

REV.:
1.0

HDA700LPT-3SHL

SHEET 4 OF 32

DATE:
7/8/16

CTP

Pin No	Symbol	Function	Remark
1	REST	Reset Input Pin	
2	VDD(+3.3V)	Power Supply	
3	GND	Ground	
4	INT	External interrupt to the host	
5	SDA	Data Signal	
6	SCL	Clock Signal	

4. Absolute Maximum Rating

$$AGND = GND = 0V, Ta = 25^{\circ} C$$

Item	Symbol	Min	Max	Unit	Remark
Power Voltage	VCC	-0.3	4	V	
Backlight Forward Current	I _{LED}		25	mA	For each LED
Operating Temperature	T _{OPR}	-20	70	° C	
Storage Temperature	T _{STG}	-30	80	° C	

The absolute maximum rating values of this product are not allowed to be exceeded at any times. Should a module be used with any of the absolute maximum ratings exceeded, the characteristics of the module may not be recovered, or in an extreme case, the module may be permanently destroyed.

5. Electrical Characteristics

5.1. Recommended Operating Condition

$$AGND = GND = 0V, Ta = 25^{\circ} C$$

Item	Symbol	Min	Typ.	Max	Unit	Remark
Power Voltage	VCC	3.0	3.3	3.6	V	
Input logic high voltage	V _{IH}	2.0	-	VCC	V	
Input logic low voltage	V _{IL}	GND	-	0.8	V	

5.2. Recommended Driving Condition for Backlight

$$Ta = 25^{\circ} C$$

Item	Symbol	Min	Typ.	Max	Unit	Remark
Forward Voltage	V _f	8.3	9.0	10.3	V	
Forward Current	I _f		230		mA	
Operating Life Time	-	20000			Hours	

Note 1: The LED supply voltage is defined by the number of LED at Ta=25°C and

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 5 OF 32
	Z.W.	1.0		DATE: 7/8/16

If **230mA**.

Note 2: The “Operating Life Time” is defined as the module brightness decrease to 50% original brightness at Ta=25°C and If **230mA**. The LED lifetime could be decreased if operating If is larger than **230 mA**.

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 6 OF 32
	Z.W.	1.0		DATE: 7/8/16

6. Timing Characteristics

6.1. Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
CMOS/TTL DC SPECIFICATIONS							
V _{IH}	High Level Input Voltage		2.0		V _{CC}	V	
V _{IL}	Low Level Input Voltage		GND		0.8	V	
V _{OH}	High Level Output Voltage	I _{OH} = -0.4 mA	2.7	3.3		V	
V _{OL}	Low Level Output Voltage	I _{OL} = 2 mA		0.06	0.3	V	
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA		-0.79	-1.5	V	
I _{IN}	Input Current	V _{IN} = 0.4V, 2.5V or V _{CC}		+1.8	+15	μA	
		V _{IN} = GND	-10	0		μA	
I _{OS}	Output Short Circuit Current	V _{OUT} = 0V		-60	-120	mA	
LVDS RECEIVER DC SPECIFICATIONS							
V _{TH}	Differential Input High Threshold	V _{CM} = +1.2V			+100	mV	
V _{TL}	Differential Input Low Threshold		-100			mV	
I _{IN}	Input Current	V _{IN} = +2.4V, V _{CC} = 3.6V			±10	μA	
		V _{IN} = 0V, V _{CC} = 3.6V			±10	μA	
RECEIVER SUPPLY CURRENT							
ICCRW	Receiver Supply Current Worst Case	C _L = 8 pF, Worst Case Pattern, DS90CF386 (Figures 1, 4)	f = 32.5 MHz		49	70	mA
			f = 37.5 MHz		53	75	mA
			f = 65 MHz		81	114	mA
			f = 85 MHz		96	135	mA
ICCRW	Receiver Supply Current Worst Case	C _L = 8 pF, Worst Case Pattern, DS90CF366 (Figures 1, 4)	f = 32.5 MHz		49	60	mA
			f = 37.5 MHz		53	65	mA
			f = 65 MHz		78	100	mA
			f = 85 MHz		90	115	mA
ICCRG	Receiver Supply Current, 16 Grayscale	C _L = 8 pF, 16 Grayscale Pattern,	f = 32.5 MHz		28	45	mA
			f = 37.5 MHz		30	47	mA
Over recommended operating supply and temperature ranges unless otherwise specified.							
Symbol	Parameter	Conditions	Min	Typ	Max	Units	
RECEIVER SUPPLY CURRENT							
		(Figures 2, 3, 4)	f = 65 MHz		43	60	mA
			f = 85 MHz		43	70	mA
ICCRZ	Receiver Supply Current Power Down	Power Down = Low Receiver Outputs Stay Low during Power Down Mode		140	400	μA	
<p>Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.</p> <p>Note 2: Typical values are given for V_{CC} = 3.3V and T_A = +25°C.</p> <p>Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{CC} and ΔV_{CC}).</p>							

HANTRONIX, INC.
10080 BUBB RD.
CUPERTINO, CA 95014

Q.A.:
Z.W.

REV.:
1.0

HDA700LPT-3SHL

SHEET 7 OF 32

DATE: 7/8/16

6.2. Receiver Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Units	
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 4)		2.0	3.5	ns	
CHLT	CMOS/TTL High-to-Low Transition Time (Figure 4)		1.8	3.5	ns	
RSPos0	Receiver Input Strobe Position for Bit 0 (Figure 11, Figure 12)	f = 85 MHz	0.49	0.84	1.19	ns
RSPos1	Receiver Input Strobe Position for Bit 1		2.17	2.52	2.87	ns
RSPos2	Receiver Input Strobe Position for Bit 2		3.85	4.20	4.55	ns
RSPos3	Receiver Input Strobe Position for Bit 3		5.53	5.88	6.23	ns
RSPos4	Receiver Input Strobe Position for Bit 4		7.21	7.56	7.91	ns
RSPos5	Receiver Input Strobe Position for Bit 5		8.89	9.24	9.59	ns
RSPos6	Receiver Input Strobe Position for Bit 6		10.57	10.92	11.27	ns
RSKM	RxIN Skew Margin (Note 4) (Figure 13)	f = 85 MHz	290		ps	
RCOP	RxCLK OUT Period (Figure 5)		11.76	T	50	ns
RCOH	RxCLK OUT High Time (Figure 5)	f = 85 MHz	4.5	5	7	ns
RCOL	RxCLK OUT Low Time (Figure 5)		4.0	5	6.5	ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 5)		2.0		ns	
RHRC	RxOUT Hold to RxCLK OUT (Figure 5)		3.5		ns	
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C, V _{CC} = 3.3V (Figure 6)		5.5	7.0	9.5	ns
RPLLS	Receiver Phase Lock Loop Set (Figure 7)			10	ms	
RPDD	Receiver Power Down Delay (Figure 10)			1	µs	

Note 4: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPos). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter (less than 150 ps).

6.3. AC Timing Diagrams




FIGURE 1. "Worst Case" Test Pattern

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 8 OF 32
	Z.W.	1.0		DATE: 7/8/16




FIGURE 3. "16 Grayscale" Test Pattern (DS90CF366)(Notes 5, 6, 7, 8)

Note 5: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.

Note 6: The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.

Note 7: Figures 1, 3 show a falling edge data strobe (TxCLK IN/RxCLK OUT).

Note 8: Recommended pin to signal mapping. Customer may choose to define differently.



FIGURE 4. DS90CF386/DS90CF366 (Receiver) CMOS/TTL Output Load and Transition Times




FIGURE 5. DS90CF386/DS90CF366 (Receiver) Setup/Hold and High/Low Times

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 9 OF 32
	Z.W.	1.0		DATE: 7/8/16




FIGURE 6. DS90CF386/DS90CF366 (Receiver) Clock In to Clock Out Delay




FIGURE 7. DS90CF386/DS90CF366 (Receiver) Phase Lock Loop Set Time




FIGURE 9. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CF366

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 10 OF 32
	Z.W.	1.0		DATE: 7/8/16




FIGURE 10. DS90CF386/DS90CF366 (Receiver) Power Down Delay





FIGURE 12. DS90CF366 (Receiver) LVDS Input Strobe Position

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 11 OF 32
	Z.W.	1.0		DATE: 7/8/16



10108511

C— Setup and Hold Time (Internal data sampling window) defined by R_{spostn} (receiver input strobe position) min and max
 T_{pposn} — Transmitter output pulse position (min and max)
 $RSKM = \text{Cable Skew (type, length)} + \text{Source Clock Jitter (cycle to cycle) (Note 9)} + \text{ISI (Inter-symbol interference) (Note 10)}$
 Cable Skew — typically 10 ps–40 ps per foot, media dependent
 Note 9: Cycle-to-cycle jitter is less than 250 ps at 85 MHz.
 Note 10: ISI is dependent on interconnect length; may be zero.

FIGURE 13. Receiver LVDS Input Skew Margin

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 12 OF 32
	Z.W.	1.0		DATE: 7/8/16

7. Optical Characteristics


Item	Symbol	Condition	Min	Typ.	Max	Unit	Remark
View Angles	θ L	CR \geq 10	65	70	-	Degree	Note 2
	θ R		65	70	-		
	θ T		55	60	-		
	θ B		55	60	-		
Contrast Ratio	CR	$\theta = 0^\circ$	250	400	-	-	Note 1 Note 3
Response Time	T _{ON}	25° C	-	5	10	ms	Note 1
	T _{OFF}		-	11	16		Note 4
Chromaticity	W _x	x		0.31			Note 1
	W _y	y		0.33			Note 5
Uniformity	U		70	75		%	Note 5
Luminance	L		-	870	-	cd/m ²	Note 1 Note 5

Test Conditions:

- If=230 mA(Backlight current), VCC =3.3 V, the ambient temperature is 25° C.
- The test systems refer to Note 2.

Note1: Definition of optical measurement system.


The optical characteristics should be measured in dark room. After 5Minutes operation, the optical properties are measured at the center point of the LCD screen. ALL input terminals LCD panel must be ground when measuring the center area of the panel.



Item	Photo detector	Field
Contrast Ratio	CS1000	1°
Luminance		
Lum Uniformity		
Chromaticity	CS1000	
Response Time	DMS703	-

Note2: Definition of viewing angle range and measurement system.

Viewing angle is measured at the center point of the LCD by CONOSCOPE (DMS703)



HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 14 OF 32
	Z.W.	1.0		DATE: 7/8/16

NOTE3: Definition of contrast ratio

$$\text{Contrast ratio (CR)} = \frac{\text{Luminance measured when LCD is on the "White" state}}{\text{Luminance measured when LCD is on the "Black" state}}$$


“White state ”:The state is that the LCD should drive by V_{white}.

“Black state ”:The state is that the LCD should drive by V_{black}.

V_{white}: To be determined V_{black}: To be determined

Note4:Definition of Response time

The response time is defined as the LCD optical switching time interval between “White”state and “Black” state. Rise time (T_{ON})is the time between photo detector output intensity changed from 90% to 10%.And fall time (T_{OFF})is the time between photo detector output intensity changed from 10% to90%.



Note5:Definition of color chromaticity (CIE1931)


Color coordinates measured at center point of LCD.

Note6: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas(Refer Fig.2).Every measuring point is placed at the center of each measuring area.

$$\text{Luminance Uniformity (U)} = L_{\min} / L_{\max}$$

L-----Active area length W-----Active area width



HANTRONIX, INC.
10080 BUBB RD.
CUPERTINO, CA 95014

Q.A.:
Z.W.

REV.:
1.0

HDA700LPT-3SHL

SHEET 15 OF 32

DATE:
7/8/16

L max: The measured Maximum luminance of all measurement position.

L min: The measured Minimum luminance of all measurement position.

Note7: Definition of luminance:

Measure the luminance of white state at center point.

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 16 OF 32
	Z.W.	1.0		DATE: 7/8/16

8. Environmental/Reliability Test

No.	Test Item	Test Condition	Inspection after test
1	High Temperature Storage	80±2°C/240 hours	Inspection after 2~4hours storage at room temperature,the sample shall be free from defects: 1.Air bubble in the LCD; 2.Sealleak; 3.Non-display; 4.missing segments; 5.Glass crack; 6.Current Idd is twice higher than initial value.
2	Low Temperature Storage	-30±2°C/240 hours	
3	High Temperature Operating	70±2°C/240 hours	
4	Low Temperature Operating	-20±2°C/240 hours	
5	Temperature Cycle	-20°C~ 25°C~ 70°C × 10cycles (30min.) (5min.) (30min.)	
6	Damp Proof Test	60°C±5°C×90%RH/240 hours	
7	Vibration Test	Frequency: 10Hz~55Hz~10Hz Amplitude: 1.5mm, X, Y, Z direction for total	
8	Dropping test	Drop to the ground from 1m height, one time, every side of carton. (Packing condition)	
9	ESD test	Voltage:±8KV R: 330Ω C: 150pF Air discharge, 10time	

Remark:

- 1.The test samples should be applied to only one test item.
- 2.Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance>10MΩ) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judge as a good part.
- 5.Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
- 6.Please use automatic switch menu(or roll menu) testing mode when test operating mode.

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 17 OF 32
	Z.W.	1.0		DATE: 7/8/16

10. Standard Specifications For Product Quality

10.1. Manner of test:

10.1.1 The test must be under 40W fluorescent light, and the distance of view must be at 30±10cm.

10.1.2 Room temperature 25±5℃ Humidity: (60±10)%RH.

10.2. Quality specification


It shall be based on GB2828-87, inspection level II .

	IETM	CHECK LEVEL	AQL
MAJOR (MA)	1.Liquid crystal leakage 2.Wrong polarizer 3.Outside dimension 4. Bright dot、 Dark dot 5. Display abnormal 6. Class crack	II	0.25
MINOR (MI)	1. Spot Defect (Including black spot、 white spot、 pinhole、 foreign particle、 bubbles、 hurt) 2. fragment 3. Line Defect (Including black line、 white line、 cratch) 4. Incision defect 5. Newton's ring 6. Other visual defects	II	1.0

10.3. Definition of area:

10.3.1 I area: viewing area


II area: outside viewing area




10.4. Standard of appearance test for I area: (unit: mm)

NOTE: Defect ignore for II area .


10.4.1 Bright/Dark Dots explain






Name	Explain	Definition
Bright dot	Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern 	The definition of dot: The size of a defective dot over 1/2 of single pixel dot is regarded as one defective dot . NOTE: One pixel

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 18 OF 32
	Z.W.	1.0		DATE: 7/8/16

Dark dot	Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue pattern. 	consists of 3 sub-pixels, including R,G, and B dot.(Sub-pixel = Dot)
ADJACENT DOT	Adjacent two sub-pixel are defect (define two dot defect)	

10.4.2 Inspection standard

No	Items	Criterion		Checking Manner	Defect Classes
1	Bright/dark dot	Under 6" (contain 6")	Bright dot: 2 Dark dot: N≤4 Note: be more than 5mm apart	Checking with eyes	MAJ
		6"-12"	Bright dot: N≤4 Dark dot: N≤5 Total Bright and Dark Dots: N≤8 Note : 1.Two bright dot defects (red, green, blue, and white) should be larger than 15mm; 2.The distance between black dot defects or black and bright dot defects should be more than 5mm apart.		
2	Spot Defect (Including black spot.white spot. Pinhole.foreign particle.bubbles.hurt)  $D=(X+Y)/2$	Under 6" (contain 6")	$D \leq 0.1$ Ignore $0.1 < D \leq 0.35$ N≤3 $0.35 < D$ N=0	Checking with eyes	MIN
		6"-12"	$D \leq 0.3$ Ignore $0.3 < D \leq 0.6$ N≤4 $0.6 < D$ N=0		

No	Items	Criterion		Checking manner	Defect classes
3	Line Defect (Including black Line.white line. scratch) 	Under 6" (contain 6")	$W \leq 0.02$ Ignore $0.02 < W \leq 0.04$ $L \leq 5$ $N \leq 2$ $0.04 < W \leq 0.06$ $L \leq 5$ $N \leq 1$ $W > 0.06$ $N = 0$	Checking with eyes	MIN
		6"-12"	$W \leq 0.07$ Ignore $0.07 < W \leq 0.1$ $L \leq 10$ $N \leq 4$ $W > 0.1$ $N = 0$		
4	Display abnormal	Not allowed		Checking with eyes	MAJ
5	Outside dimension	Accord with drawing		Callipers	MAJ
6	Class crack	Not allowed		Checking with eyes	MAJ
7	Leak	Not allowed		Checking with eyes	MAJ
8	Comer fragment 	$X \leq 3$ $Y \leq 3$ $Z \leq T$ Ignore Note : 1.No hurt identifying .wire.seal 2.T: Glass thickness X: Length Y: Width Z: thickness	Checking with eyes	MIN	
9	Side fragment 	$Y \leq 1$ $Z \leq T$ Ignore Note : 1.No hurt identifying .wire.seal 2.T: Glass thickness X: Length Y: Width Z: thickness	Checking with eyes	MIN	
	Step fragment 	$Y \leq 1$ and $Y \leq 1/4 L$		Checking with eyes	MIN
	Incision defect 	$Y \leq 1$ and accord with outside dimension		Checking with eyes	MIN

HANTRONIX, INC.
10080 BUBB RD.
CUPERTINO, CA 95014


Q.A.:
Z.W.

REV.:
1.0

HDA700LPT-3SHL

SHEET 20 OF 32

DATE: 7/8/16

№	Items	Criterion		Checking manner	Defect classes
10	Newton's ring (CTP or Cover board)  $D=(X+Y)/2$	Under 6" (contain 6")	$D \leq 25$ $N \leq 3$ $D > 25$ $N = 0$	Checking with eyes	MIN
		6"-12"	$D \leq 70$ $N \leq 5$ $D > 70$ $N = 0$		

PRODUCT DESCRIPTION


General Description

Product type	Projected capacitive Touch Panel
Product structure	Glass lens +Glass sensor
Product Size	7" (A. A)
Resolution	800*480
Operation temperature	-20°C~70°C
Storage temperature	-30°C~80°C
Control IC	FT5526
Sensor Channel	TX27,RX16

● Mechanical Description

Item	Standard Value	Unit
TP outline dimension	174.4 (W) *113.44 (H) *2.0 (T)	mm
TP view area	153.4 (W) *92.44 (H)	mm
sensor outline dimension	160.7 (W) * 98.87 (H)	mm
sensor active area	154.4 (W) *93.44 (H)	mm

● Structure Description





● Communication Interface

I/O Voltage	3.3V
Multi-touch max points	5Points
INT Mode	Trigger
Communication interface/address	0x70(8 bit)
SCL frequency	100K-400K

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 22 OF 32
	Z.W.	1.0		DATE: 7/8/16

EXTERNAL DIMENSIONS



1	2	3	4	5	6
REST	VDD	GND	INT	SDA	SCL

HANTRONIX, INC.
10080 BUBB RD.
CUPERTINO, CA 95014

Q.A.:
Z.W.

REV.:
1.0

HDA700LPT-3SHL

SHEET 23 OF 32

DATE: 7/8/16

4. HOST INTERFACE

Figure shows the interface between a host processor and FT5X26. This interface consists of the following three sets of signals:

- Serial Interface
- Interrupt from FT5X26 to the Host
- Reset Signal from the Host to FT5X26




Figure HostInterface Diagram

The serial interface of FT5X26 is I2C. The detail of the interface is described in detail in Section 2.5. The interrupt signal (/INT) is used for FT5X26 to inform the host that data are ready for the host to receive. The /RST signal is used for the host to wake up FT5X26 from the Sleep mode. After resetting, FT5X26 shall enter the Active mode.

Serial Interface

FT5X26 supports the I2C interfaces, which can be used by a host processor or other devices.

The I2C is always configured in the Slave mode. The data transfer format is shown in Figure .




Figure I2C Serial Data Transfer Format




Figure I2C master write, slave read

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 24 OF 32
	Z.W.	1.0		DATE: 7/8/16




Figure I2C master read, slave write

Table lists the meanings of the mnemonics used in the above figures.

Table Mnemonics Description

Mnemonics	Description
S	I2C Start or I2C Restart
A[6:0]	Slave address
R/W	READ/WRITE bit, '1' for read, '0' for write
A(N)	ACK(NACK) bit
P	STOP: the indication of the end of a packet (if this bit is missing, S will indicate the end of the current packet and the beginning of the next packet)

I2C Interface Timing Characteristics is shown in Table .

Table I2C Timing Characteristics

Parameter	Min	Max	Unit
SCL frequency	0	400	KHz
Bus free time between a STOP and START condition	1.3		us
Hold time (repeated) START condition	0.6		us
Data setup time	100		ns
Setup time for a repeated START condition	0.6		us
Setup Time for STOP condition	0.6		us

5. PRODUCT SPECIFICATIONS

VDDA=2.8~3.3V, Ta=-10~60°C

Item	Min	Typ	Max	Unit	Note
Transmittance	86	87		%	
Power Supply voltage	2.7		3.6	V	DC
Power Supply Current(Active Mode)		12.76		mA	
Power Supply Current(monitor Mode)				mA	
Input high-level voltage	0.7 x VDDA		VDDA	V	
Input low -level voltage	-0.3		0.3 x VDDA	V	
Output high -level voltage	0.7 x VDDA			V	IOH=-0.1mA
Output low -level voltage			0.3 x VDDA	V	IOH=0.1mA

Note: All current measurements are average current.

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 25 OF 32
	Z.W.	1.0		DATE: 7/8/16

I/O Ports Circuits




Figure General Purpose In/Out Port Circuit.

The input/output property can be configured via firmware setting. The firmware can also control its output behavior as push-pull or as open-drain that SDA of I2C interface is required.




Figure Reset Input Port Circuits

POWER ON/Reset Sequence

Reset should be pulled down to be low before powering on and powering down. I2C shouldn't be used by other devices during Reset time after VDD powering on (T_{rtp}). INT signal will be sent to the host after initializing all parameters and then start to report points to the host. If Power is down, the voltage of supply must be below 0.3V and T_{pdt} is more than 1ms.




Figure Power on time

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 26 OF 32
	Z.W.	1.0		DATE: 7/8/16




Figure Power Cycle requirement




Figure Power on Sequence

Reset time must be enough to guarantee reliable reset, the time of starting to report point after resetting approach to the time of starting to report point after powering on.




Figure Reset Sequence

Table Power on/Reset Sequence Parameters

Parameter	Description	Min	Max	Units
Tris	Rise time from 0.1VDD to 0.9VDD	--	5	ms
Tpdt	Time of the voltage of supply being below 0.3V	5	--	ms
Trtp	Time of resetting to be low before powering on	100	--	μ s
Tpon	Time of starting to report point after powering on	--	200	ms
Tvdr	Reset time after VDD powering on	1	--	ms
Trsi	Time of starting to report point after resetting	--	200	ms
Trst	Reset time	1	--	ms

FPC INTERFACE PIN

● Connector Type


Connecting Type	Pins Number	Manufacturer	Part Number
ZIF	6	HRS FH 19C	

● Pin Definitions

NO.	Pin Name	Description
1	REST	REST Signal
2	VDD	Analog power supply
3	GND	Digital ground
4	INT	External interrupt to the host
5	SDA	I2C SDA
6	SCL	I2C SCL

RELIABILITY TEST

● Mechanical Test

No.	Item	Requirement	Verification method
1	Firm character	No flaw	64G steel-ball fall from 100CM height
2	Static Load Resistance Test	No crack after test	<p>After 4.5Kg load for 1 min is applied to the center area(1.0cm²)of the touch panel, the requirements in optical characteristic and electrical characteristics shall be satisfied</p> 
3	Surface hardness	6H	

● Electrical Test

No.	Item	Specification	Remark
1	Function test	No OPEN and no SHORT for all sensors. Linearity is OK	Test Condition: Temperature: 25°C Voltage: 3.3V

● Optical Test

No.	Item	Specification	Remark
1	Transmission	T87%	Total light wavelength

HANTRONIX, INC.
10080 BUBB RD.
CUPERTINO, CA 95014

Q.A.:
Z.W.

REV.:
1.0

HDA700LPT-3SHL

SHEET 28 OF 32

DATE: 7/8/16

● **Environmental Test**

Items	Condition	Criterion
High Temp Storage	+80°C/240hr	Fit the criterion of the product
Low Temp Storage	-30°C/240hr	
High Temp Operating	+70°C/240hr	
Low Temp Operating	-20°C/240hr	
High Temp High Hum Operating	+60°C 90%rh /240hr	
Thermal Shock	-30°C~+80°C 30min/5min/30min 10 cycle	
Vibration test	Frwquency range: 10HZ-55HZ-10HZ; .Stroke: 1.5mm; Cycle : 5min; Wave pattern : sine wave; X, Y, Z, three directions ;time: each direction one hour.	Not break; Fit the criterion of of the product
Surface hardness test	Sharpen the 6H pencil (lead) into cylindrical. rubbing the lead on the 400mesh number abrasive paper by vertical (horizontal) direction. After that. Draw 3~5mm (total) 3 lines from the different direction and position on the surface of the sample.	Use the eraser to clear the pencil mark. The distance between surface and abrasive paper 30cm eye-sight. Keep the surface without scratch phenomenon.
SURFACE STRENGTH TEST	USING FSM6000 SURFACE STRENGTH TESTER	CS>600MPa
Firm character	64G steel-ball fall from 64CM height	No flaw
ESD Test	1.contact discharge mode 8KV. 2.Air discharge mode 10KV. Discharge 10 times on every voltage grade.	CTP normall working

SPECIFICATION OF QUALITY ASSURANCE

Manner of test:

The test must be under 40W fluorescent light, and the distance of view must be at 30±10cm.

Room temperature 25±5℃ Humidity: (60±10)%RH.

Quality specification


It shall be based on GB2828-87, inspection level II .

	IETM	CHECK LEVEL	AQL
MAJOR (MA)	1.Liquid crystal leakage 2. Wrong polarizer 3. Outside dimension 4. Bright dot, Dark dot 5. Display abnormal 6. Glass crack	II	0.25
MINOR (MI)	1. Spot Defect (Including black spot, white spot, pinhole, foreign particle, bubbles, hurt) 2. fragment 3. Line Defect (Including black line, white line, cratch) 4. Incision defect 5. Newton's ring 6. Other visual defects	II	1.0

Definition of area:

I area: viewing area

II area: outside viewing area










Standard of appearance test for I area: (unit: mm)

NOTE: Defect ignore for II area .

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014	Q.A.:	REV.:	HDA700LPT-3SHL	SHEET 30 OF 32
	Z.W.	1.0		DATE: 7/8/16

Inspection criteria
Inspection standard

Nº	Items	Criterion		Checking Manner	Defect Classes
	Spot Defect (Including black spot.white spot. Pinhole.foreign particle.bubbles.hurt)  $D=(X+Y)/2$	Under 7" (contain 7")	$D \leq 0.1$ Ignore $0.1 < D \leq 0.35$ $N \leq 3$ $0.35 < D$ $N = 0$	Checking with eyes	MIN
2	Newton's ring (CTP or Cover board)  $D=(X+Y)/2$	Under 7" (contain 7")	$D \leq 25$ $N \leq 3$ $D > 25$ $N = 0$	Checking with eyes	MIN
3	Line Defect (Including black Line.white line. scratch) 	Under (contain 7")	$W \leq 0.05$ $L \leq 5$ Ignore $W \leq 0.1$ $L \leq 5$ $N \leq 1$ $W \geq 0.2$ $L \geq 5$ $N = 0$	Checking with eyes	MIN
4	Display abnormal	Not allowed		Checking with eyes	MAJ
5	Outside dimension	Accord with drawing		Callipers	MAJ
6	Class crack	Not allowed		Checking with eyes	MAJ
7	Leak	Not allowed		Checking with eyes	MAJ
8	Comer fragment 	$X \leq 3$ $Y \leq 3$ $Z \leq T$ Ignore Note : 1.No hurt identifying .wire.seal 2.T: Glass thickness X: Length Y: Width Z: thickness		Checking with eyes	MIN

№	Items	Criterion	Checking manner	Defect classes
9	Side fragment 	$Y \leq 1$ $Z \leq T$ Ignore Note : 1.No hurt identifying .wire.seal 2.T: Glass thickness X: Length Y: Width Z: thickness	Checking with eyes	MIN
	Step fragment 	$Y \leq 1$ and $Y \leq 1/4 L$	Checking with eyes	MIN
	Incision defect 	$Y \leq 1$ and accord with outside dimension	Checking with eyes	MIN

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Hantronix:](#)

[HDA700LPT-3SHL](#)