
www.ti.com

SCES323L-JUNE 2001-REVISED JANUARY 2007

FEATURES

- Available in the Texas Instruments
 NanoFree[™] Package
- 1.65-V to 5.5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{nd} of 0.8 ns at 3.3 V
- High On-Off Output Voltage Ratio
- High Degree of Linearity
- High Speed, Typically 0.5 ns (V_{CC} = 3 V, C_L = 50 pF)

- Low On-State Resistance, Typically ≈5.5 Ω (V_{CC} = 4.5 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

This single analog switch is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G66 can handle both analog and digital signals. The device permits signals with amplitudes of up to 5.5 V (peak) to be transmitted in either direction.

NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING (2)	
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74LVC1G66YZPR	C6_	
	SOT (SOT-23) – DBV	Reel of 3000	SN74LVC1G66DBVR	000	
–40°C to 85°C		Reel of 250	SN74LVC1G66DBVT	C66_	
	00T (00 70)	Reel of 3000	SN74LVC1G66DCKR		
	SOT (SC-70) – DCK	Reel of 250	SN74LVC1G66DCKT	C6_	
	SOT (SOT-553) – DRL	Reel of 4000	SN74LVC1G66DRLR		

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

⁽²⁾ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


NanoFree is a trademark of Texas Instruments.



FUNCTION TABLE

CONTROL INPUT (C)	SWITCH
L	OFF
Н	ON

LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range ⁽²⁾	Supply voltage range ⁽²⁾			
VI	Input voltage range ⁽²⁾⁽³⁾		-0.5	6.5	V
V _{I/O}	Switch I/O voltage range (2)(3)(4)		-0.5	V _{CC} + 0.5	V
I _{IK}	Control input clamp current	V _I < 0		-50	mA
I _{IOK}	I/O port diode current	$V_{I/O} < 0$ or $V_{I/O} > V_{CC}$		±50	mA
I _T	On-state switch current	$V_{I/O}$ < 0 to V_{CC}		±50	mA
	Continuous current through V _{CC} or GND			±100	mA
		DBV package		206	
0	Declines the second income day of (5)	DCK package		252	°C/W
θ_{JA}	Package thermal impedance (5)	DRL package		142	°C/VV
		YZP package		132	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltages are with respect to ground, unless otherwise specified.

⁽³⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁴⁾ This value is limited to 5.5 V maximum.

⁽⁵⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT	
V_{CC}	Supply voltage		1.65	5.5	٧	
V _{I/O}	I/O port voltage		0	V _{CC}	V	
		V _{CC} = 1.65 V to 1.95 V	$V_{CC} \times 0.65$			
\/	High level input valtage, control input	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		V	
V _{IH}	High-level input voltage, control input	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		V	
		V _{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$			
		V _{CC} = 1.65 V to 1.95 V		$V_{CC} \times 0.35$		
V	Low-level input voltage, control input	V _{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	V	
V_{IL}		V _{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$	V	
		V _{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		
VI	Control input voltage		0	5.5	V	
		V _{CC} = 1.65 V to 1.95 V		20		
44/4	lowest top a siting via a (fall time a	V _{CC} = 2.3 V to 2.7 V		20	ns/V	
Δt/Δv	Input transition rise/fall time	V _{CC} = 3 V to 3.6 V		10		
		V _{CC} = 4.5 V to 5.5 V		10		
T _A	Operating free-air temperature		-40	85	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		V _{cc}	MIN TYP(1)	MAX	UNIT	
		$V_I = V_{CC}$ or GND,	I _S = 4 mA	1.65 V	12	30		
r	On-state switch resistance	$V_C = V_{IH}$	$I_S = 8 \text{ mA}$	2.3 V	9	20	Ω	
r _{on}	On-state switch resistance	(see Figure 1 and	3 V	7.5	15	22		
		Figure 2)	$I_S = 32 \text{ mA}$	4.5 V	5.5	10		
		$V_I = V_{CC}$ or GND,	I _S = 4 mA	1.65 V	74.5	120		
_	Dook on registence	$V_C = V_{CC}$ of GND,	$I_S = 8 \text{ mA}$	2.3 V	20	30	Ω	
on(p)	r _{on(p)} Peak on resistance	(see Figure 1 and	I _S = 24 mA	3 V	11.5	20	22	
	Figure 2)		I _S = 32 mA	4.5 V	7.5	15		
	Off-state switch leakage	$V_I = V_{CC}$ and $V_O = GND$ of	r			±1		
I _{S(off)}				5.5 V	±0.1 ⁽¹⁾		μΑ	
	On-state switch leakage	$V_I = V_{CC}$ or GND, $V_C = V_{II}$	H, V _O = Open	5.5 V	±1		μΑ	
I _{S(on)}	current	(see Figure 4)				±0.1 ⁽¹⁾	μΛ	
	Control input current	Control input current $V_C = V_{CC}$ or GND	5.5 V		±1	μΑ		
I _I	Control input current	AC = ACC OL QIAD		3.5 V		±0.1 ⁽¹⁾	μΑ	
	Supply current	$V_C = V_{CC}$ or GND		5.5 V		10		
I _{CC}	Supply current	AC = ACC OL GIAD		5.5 V	1 ⁽¹⁾		μΑ	
ΔI_{CC}	Supply current change	$V_C = V_{CC} - 0.6 \text{ V}$		5.5 V		500	μΑ	
C _{ic}	Control input capacitance			5 V	2		pF	
C _{io(off)}	Switch input/output capacitance			5 V	6		pF	
C _{io(on)}	Switch input/output capacitance			5 V	13		pF	

⁽¹⁾ $T_A = 25^{\circ}C$

SN74LVC1G66 SINGLE BILATERAL ANALOG SWITCH

SCES323L-JUNE 2001-REVISED JANUARY 2007



Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)

DADAMETED		FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.7		V _{CC} = ± 0.		V _{CC} = ± 0.		V _{CC} = ± 0.5		UNIT
		(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	t _{pd} ⁽¹⁾	A or B	B or A		2		1.2		8.0		0.6	ns
	t _{en} ⁽²⁾	С	A or B	2.5	12	1.9	6.5	1.8	5	1.5	4.2	ns
	t _{dis} (3)	С	A or B	2.2	10	1.4	6.9	2	6.5	1.4	5	ns

⁽¹⁾ t_{PLH} and t_{PHL} are the same as t_{pd}. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

Analog Switch Characteristics

 $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{cc}	TYP	UNIT
				1.65 V	35	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	120	
			f _{in} = sine wave (see Figure 6)	3 V	175	
Frequency response ⁽¹⁾	A or B	B or A	,	4.5 V	195	MHz
(switch ON)	AOIB	D OI A		1.65 V	>300	IVI⊓∠
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	>300	
			f _{in} = sine wave (see Figure 6)	3 V	>300	
				4.5 V	>300	
				1.65 V	35	
Crosstalk	С	A or B	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	50	mV
(control input to signal output)			f _{in} = 1 MHz (square wave) (see Figure 7)	3 V	70	
			,	4.5 V	100	
				1.65 V	-58	- dB
		$f_{in} = 1 \text{ M}$ (see Fig) $B \text{ or A}$ $C_{L} = 5 \text{ p}$	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	-58	
			f _{in} = 1 MHz (sine wave) (see Figure 8)	3 V	-58	
Feedthrough attenuation (2)	A or B		,	4.5 V	-58	
(switch OFF)	AUIB			1.65 V	-42	
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	-42	
			f _{in} = 1 MHz (sine wave) (see Figure 8)	3 V	-42	
			,	4.5 V	-42	
				1.65 V	0.1	
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$	2.3 V	0.025	
			f _{in} = 1 kHz (sine wave) (see Figure 9)	3 V	0.015	
Sine-wave distortion	A or B	PorΛ	,	4.5 V	0.01	0/
Sine-wave distortion	AUID	B or A		1.65 V	0.15	%
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$	2.3 V	0.025	
			f _{in} = 10 kHz (sine wave) (see Figure 9)	3 V	0.015	
				4.5 V	0.01	

⁽¹⁾ Adjust f_{in} voltage to obtain 0 dBm at output. Increase f_{in} frequency until dB meter reads -3 dB.

⁽²⁾ t_{PZL} and t_{PZH} are the same as t_{en} .

⁽³⁾ t_{PLZ} and t_{PHZ} are the same as t_{dis} .

⁽²⁾ Adjust fin voltage to obtain 0 dBm at input.



SN74LVC1G66 SINGLE BILATERAL ANALOG SWITCH

SCES323L-JUNE 2001-REVISED JANUARY 2007

Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST	V _{CC} = 1.8 V	$V_{CC} = 2.5 V$	V _{CC} = 3.3 V	V _{CC} = 5 V	UNIT
	FARAWETER	CONDITIONS	TYP	TYP	TYP	TYP	ONII
C_{pd}	Power dissipation capacitance	f = 10 MHz	8	9	9	11	pF






Figure 1. On-State Resistance Test Circuit




Figure 2. Typical r_{on} as a Function of Input Voltage (V_I) for $V_{I} = 0$ to V_{CC}






Figure 3. Off-State Switch Leakage-Current Test Circuit





Figure 4. On-State Switch Leakage-Current Test Circuit






TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

.,	INF	PUTS	.,	.,		_	v
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	$V_{\!\scriptscriptstyle \Delta}$
1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	V _{CC}	≤2.5 ns	V _{CC} /2	2×V _{CC}	50 pF	500 Ω	0.3 V
5 V \pm 0.5 V	V _{CC}	≤2.5 ns	V _{CC} /2	2×V _{CC}	50 pF	500 Ω	0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 5. Load Circuit and Voltage Waveforms






Figure 6. Frequency Response (Switch ON)




Figure 7. Crosstalk (Control Input – Switch Output)






Figure 8. Feedthrough (Switch OFF)




Figure 9. Sine-Wave Distortion





i.com 6-Feb-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LVC1G66DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G66DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G66DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G66DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G66DBVTE4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G66DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G66DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G66DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G66DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G66DCKTE4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G66DRLR	ACTIVE	SOT-533	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G66DRLRG4	ACTIVE	SOT-533	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G66YZPR	ACTIVE	WCSP	YZP	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on



PACKAGE OPTION ADDENDUM

6-Feb-2007

incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-178 Variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. JEDEC package registration is pending.



YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree $^{\text{TM}}$ package configuration.
- D. This package is lead-free. Refer to the 5 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265