



TPS4333x-Q1 Low I_Q , Single Boost, Dual Synchronous Buck Controller

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C4B
- Two Synchronous Buck Controllers
- One Pre-Boost Controller
- Input Range up to 40 V, (Transients up to 60 V), Operation Down to 2 V When Boost is Enabled
- Low-Power-Mode I_Q : 30 μA (One Buck On), 35 μA (Two Bucks On)
- Low Shutdown Current $I_{sh} < 4 \mu\text{A}$
- Buck Output Range 0.9 V to 11 V
- Boost Output Selectable: 7 V, 10 V, or 11 V
- Programmable Frequency and External Synchronization Range 150 kHz to 600 kHz
- Separate Enable Inputs (ENA, ENB)
- Frequency Spread Spectrum (TPS43332)
- Selectable Forced Continuous Mode or Automatic Low-Power Mode at Light Loads
- Sense Resistor or Inductor DCR Sensing
- Out-of-Phase Switching Between Buck Channels
- Peak Gate-Drive Current 1.5 A
- Thermally Enhanced 38-Pin HTSSOP (DAP) PowerPAD™ Package

2 Applications

- Automotive Start-Stop, Infotainment, Navigation Instrument Cluster Systems
- Industrial and Automotive Multi-Rail DC Power Distribution Systems and Electronic Control Units

3 Description

The TPS43330-Q1 and TPS43332-Q1 devices (TPS4333x-Q1) include two current-mode synchronous buck controllers and a voltage-mode boost controller. The TPS4333x-Q1 family of devices is ideally suited as a pre-regulator stage with low I_Q requirements and for applications that must survive supply drops due to cranking events. The integrated boost controller allows the devices to operate down to 2 V at the input without seeing a drop on the buck regulator output stages. At light loads, the buck controllers can be enabled to operate automatically in low-power mode, consuming just 30 μA of quiescent current.

The buck controllers have independent soft-start capability and power-good indicators. Current foldback in the buck controllers and cycle-by-cycle current limitation in the boost controller provide external MOSFET protection. The switching frequency can be programmed over 150 kHz to 600 kHz or synchronized to an external clock in the same range. Additionally, the TPS4332-Q1 device offers frequency-hopping spread-spectrum operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS43330-Q1	HTSSOP (38)	12.50 mm × 6.20 mm
TPS43332-Q1		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

4 Typical Application Diagram




Table of Contents

1 Features	1	9.4 Device Functional Modes.....	23
2 Applications	1	10 Application and Implementation	25
3 Description	1	10.1 Application Information.....	25
4 Typical Application Diagram	1	10.2 Typical Application	25
5 Revision History	2	11 Power Supply Recommendations	35
6 Device Comparison Table	3	12 Layout	35
7 Pin Configuration and Functions	3	12.1 Layout Guidelines	35
8 Specifications	6	12.2 Layout Example	36
8.1 Absolute Maximum Ratings	6	12.3 Power Dissipation Derating Profile, 38-Pin HTSOP PowerPAD™ Package.....	39
8.2 ESD Ratings.....	6	13 Device and Documentation Support	40
8.3 Recommended Operating Conditions.....	7	13.1 Third-Party Products Disclaimer	40
8.4 Thermal Information	7	13.2 Related Links	40
8.5 Electrical Characteristics.....	7	13.3 Trademarks	40
8.6 Typical Characteristics.....	12	13.4 Electrostatic Discharge Caution.....	40
9 Detailed Description	15	13.5 Glossary	40
9.1 Overview	15	14 Mechanical, Packaging, and Orderable Information	40
9.2 Functional Block Diagram.....	16		
9.3 Feature Description.....	17		

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (April 2013) to Revision F	Page
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1

Changes from Revision D (September 2012) to Revision E	Page
- Revised descriptions for DIV, ENA, and ENB pins..... - Revised DC Electrical Characteristics, items 4.2, 4.4, and 4.6 - Replaced typical characteristic curve: LOAD STEP RESPONSE (BOOST) (0 TO 5 A AT 10 A/μs)..... - Altered functional block diagram - Revised last paragraph of Light-Load PFM Mode section - Revised schematic for Application Example 1 - Changed R1 + R2... equation in Resistor Divider Selection... section	4 8 12 16 24 25 34


Changes from Revision C (July 2012) to Revision D	Page
- Changed specification names for HBM and CDM classification ratings - Corrected TYP value for V_{sense} in Electrical Characteristics - Corrected capacitor value.....	6 9 20

Changes from Revision B (July 2012) to Revision C	Page
Corrected year of revision date from 2011 to 2012.....	1

6 Device Comparison Table

PART NUMBER	OPTION
TPS43330-Q1	Frequency-hopping spread spectrum OFF
TPS43332-Q1	Frequency-hopping spread spectrum ON

7 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
AGND	23	O	Analog ground reference
CBA	5	I	A capacitor on this pin acts as the voltage supply for the high-side N-channel MOSFET gate-drive circuitry in buck controller BuckA. When the buck is in a dropout condition, the device automatically reduces the duty cycle of the high-side MOSFET to approximately 95% on every fourth cycle to allow the capacitor to recharge.
CBB	34	I	A capacitor on this pin acts as the voltage supply for the high-side N-channel MOSFET gate-drive circuitry in buck controller BuckB. When the buck is in a dropout condition, the device automatically reduces the duty cycle of the high-side MOSFET to approximately 95% on every fourth cycle to allow the capacitor to recharge.
COMPA	13	O	Error amplifier output of BuckA and compensation node for voltage-loop stability. The voltage at this node sets the target for the peak current through the inductor of BuckA. Clamping this voltage on the upper and lower ends provides current-limit protection for the external MOSFETs.
COMPB	26	O	Error amplifier output of BuckB and compensation node for voltage-loop stability. The voltage at this node sets the target for the peak current through the inductor of BuckB. Clamping this voltage on the upper and lower ends provides current-limit protection for the external MOSFETs.
COMPC	18	O	Error-amplifier output and loop-compensation node of the boost regulator

Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
DIV	36	I	The status of this pin defines the output voltage of the boost regulator. A high input regulates the boost converter at 11 V, a low input sets the value at 7 V, and a floating pin sets 10 V. ⁽¹⁾
DLYAB	21	O	The capacitor at the DLYAB pin sets the power-good delay interval used to de-glitch the outputs of the power-good comparators. Leaving this pin open sets the power-good delay to an internal default value of 20 μ s typical.
DS	2	I	This input monitors the voltage on the external boost-converter low-side MOSFET for overcurrent protection. An alternative connection for better noise immunity is to a sense resistor between the source of the low-side MOSFET and ground via a filter network.
ENA	16	I	Enable input for BuckA (active-high with an internal pullup current source). An input voltage higher than 1.7 V enables the controller, whereas an input voltage lower than 0.7 V disables the controller. When both ENA and ENB are low, the device shuts down and consumes less than 4 μ A of current.
ENB	17	I	Enable input for BuckB (active-high with an internal pullup current source). An input voltage higher than 1.7 V enables the controller, whereas an input voltage lower than 0.7 V disables the controller. When both ENA and ENB are low, the device shuts down and consumes less than 4 μ A of current. ⁽¹⁾
ENC	19	I	This input enables and disables the boost regulator. An input voltage higher than 1.7 V enables the controller. Voltages lower than 0.7 V disable the controller. Because this pin provides an internal pulldown resistor (500 k Ω), enabling the boost function requires pulling it high. When enabled, the controller starts switching as soon as V_{BAT} falls below the boost threshold, depending upon the programmed output voltage.
EXTSUP	37	I	One can use EXTSUP to supply the VREG regulator from one of the TPS43330-Q1 or TPS43330-Q2 buck regulator rails to reduce power dissipation in cases where there is an expectation of high V_{IN} . If EXTSUP is unused, leave the pin open without a capacitor installed.
FBA	12	I	Feedback voltage pin for BuckA. The buck controller regulates the feedback voltage to the internal reference of 0.8 V. A suitable resistor divider network between the buck output and the feedback pin sets the desired output voltage.
FBB	27	I	Feedback voltage pin for BuckB. The buck controller regulates the feedback voltage to the internal reference of 0.8 V. A suitable resistor-divider network between the buck output and the feedback pin sets the desired output voltage.
GA1	6	O	This output can drive the external high-side N-channel MOSFET for buck regulator BuckA. The output provides high peak currents to drive capacitive loads. The gate-drive reference is to a floating ground provided by PHA that has a voltage swing provided by CBA.
GA2	8	O	This output can drive the external low-side N-channel MOSFET for buck regulator BuckA. The output provides high peak currents to drive capacitive loads. VREG provides the voltage swing on this pin.
GB1	33	O	This output can drive the external high-side N-channel MOSFET for buck regulator BuckB. The output provides high peak currents to drive capacitive loads. The gate-drive reference is to a floating ground provided by PHB that has a voltage swing provided by CBB.
GB2	31	O	This output can drive the external low-side N-channel MOSFET for buck regulator BuckB. The output provides high peak currents to drive capacitive loads. VREG provides the voltage swing on this pin.
GC1	3	O	This output can drive an external low-side N-channel MOSFET for the boost regulator. This output provides high peak currents to drive capacitive loads. VREG provides the voltage swing on this pin.
GC2	4	O	This pin makes a floating output drive available to control the external P-channel MOSFET. This MOSFET can bypass the boost rectifier diode or a reverse-protection diode when the boost status is non-switching or disabled, and thus reduce power losses.
PGA	15	O	Open-drain power-good indicator pin for BuckA. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls below 93% of the set value, or if either V_{IN} or V_{BAT} drops below the respective undervoltage threshold.
PGB	24	O	Open-drain power-good indicator pin for BuckB. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls below 93% of the set value, or if either V_{IN} or V_{BAT} drops below the respective undervoltage threshold.
PGNDA	9	O	Power ground connection to the source of the low-side N-channel MOSFETs of BuckA
PGNDB	30	O	Power ground connection to the source of the low-side N-channel MOSFETs of BuckB
PHA	7	O	Switching terminal of buck regulator BuckA, providing a floating ground reference for the high-side MOSFET gate-driver circuitry and used to sense current reversal in the inductor when discontinuous-mode operation is desired.
PHB	32	O	Switching terminal of buck regulator BuckB, providing a floating ground reference for the high-side MOSFET gate-driver circuitry and used to sense current reversal in the inductor when discontinuous-mode operation is desired.
RT	22	O	Connecting a resistor to ground on this pin sets the operational switching frequency of the buck and boost controllers. A short circuit to ground on this pin defaults operation to 400 kHz for the buck controllers and 200 kHz for the boost controller.

(1) DIV = high and ENC = high inhibits low-power mode on the bucks.

Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
SA1	10	I	High-impedance differential-voltage inputs from the current-sense element (sense resistor or inductor DCR) for each buck controller. Choose the current-sense element to set the maximum current through the inductor based on the current-limit threshold (subject to tolerances) and considering the typical characteristics across duty cycle and V_{IN} . (SA1 positive node, SA2 negative node).
SA2	11	I	
SB1	29	I	High-impedance differential voltage inputs from the current-sense element (sense resistor or inductor DCR) for each buck controller. Choose the current-sense element to set the maximum current through the inductor based on the current-limit threshold (subject to tolerances) and considering the typical characteristics across duty cycle and V_{IN} . (SB1 positive node, SB2 negative node).
SB2	28	I	
SSA	14	O	Soft-start or tracking input for buck controller BuckA. The buck controller regulates the FBA voltage to the lower of 0.8 V or the SSA pin voltage. An internal pullup current source of 1 μ A is present at the pin, and an appropriate capacitor connected here sets the soft-start ramp interval. Alternatively, a resistor divider connected to another supply can provide a tracking input to this pin.
SSB	25	O	Soft-start or tracking input for buck controller BuckB. The buck controller regulates the FBB voltage to the lower of 0.8 V or the SSB pin voltage. An internal pullup current source of 1 μ A is present at the pin, and an appropriate capacitor connected here sets the soft-start ramp interval. Alternatively, a resistor divider connected to another supply can provide a tracking input to this pin.
SYNC	20	I	If an external clock is present on this pin, the device detects it and the internal PLL locks onto the external clock, this overriding the internal oscillator frequency. The device can synchronize to frequencies from 150 kHz to 600 kHz. A high logic level on this pin ensures forced continuous-mode operation of the buck controllers and inhibits transition to low-power mode. An open or low allows discontinuous-mode operation and entry into low-power mode at light loads. On the TPS43332-Q1 device, a high level enables frequency-hopping spread spectrum, whereas an open or a low level disables it.
VBAT	1	I	Battery input sense for the boost controller. If, with the boost controller enabled, the voltage at VBAT falls below the boost threshold, the device activates the boost controller and regulates the voltage at V_{IN} to the programmed boost output voltage.
VIN	38	I	Main Input pin. This is the buck-controller input pin as well as the output of the boost regulator. Additionally, V_{IN} powers the internal control circuits of the device.
VREG	35	O	The device requires an external capacitor on this pin to provide a regulated supply for the gate drivers of the buck and boost controllers. TI recommends capacitance on the order of 4.7 μ F. The regulator obtains its power from either V_{IN} or $EXTSUP$. This pin has current-limit protection; do not use it to drive any other loads.

8 Specifications

8.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Voltage	Input voltage: VIN, VBAT	–0.3	60	V
Voltage (buck function: BuckA and BuckB)	Ground: PGND–AGND, PGND–AGND	–0.3	0.3	V
	Enable inputs: ENA, ENB	–0.3	60	V
	Bootstrap inputs: CBA, CBB	–0.3	68	V
	Bootstrap inputs: CBA–PHA, CBB–PHB	–0.3	8.8	V
	Phase inputs: PHA, PHB	–0.7	60	V
	Phase inputs: PHA, PHB (for 150 ns)	–1	60	V
	Feedback inputs: FBA, FBB	–0.3	13	V
	Error amplifier outputs: COMPA, COMPB	–0.3	13	V
	High-side MOSFET drivers: GA1–PHA, GB1–PHB	–0.3	8.8	V
	Low-side MOSFET drivers: GA2–PGND, GB2–PGND	–0.3	8.8	V
	Current-sense voltage: SA1, SA2, SB1, SB2	–0.3	13	V
	Soft start: SSA, SSB	–0.3	13	V
	Power-good outputs: PGA, PGB	–0.3	13	V
	Power-good delay: DLYAB	–0.3	13	V
	Switching-frequency timing resistor: RT	–0.3	13	V
	SYNC, EXTSUP	–0.3	13	V
Voltage (boost function)	Low-side MOSFET driver: GC1–PGND	–0.3	8.8	V
	Error-amplifier output: COMPC	–0.3	13	V
	Enable input: ENC	–0.3	13	V
	Current-limit sense: DS	–0.3	60	V
	Output-voltage select: DIV	–0.3	8.8	V
Voltage (PMOS driver)	P-channel MOSFET driver: GC2	–0.3	60	V
	P-channel MOSFET driver: VIN–GC2	–0.3	8.8	V
Gate-driver supply, VREG		–0.3	8.8	V
Junction temperature, T _J		–40	150	°C
Operating temperature, T _A		–40	125	°C
Storage temperature, T _{stg}		–55	165	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to AGND, unless otherwise specified.

8.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000
		Charged device model (CDM), per AEC Q100-011	±750
		Other pins	±500

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

8.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Buck function: BuckA and BuckB voltage	Input voltage: VIN, VBAT	4		40	V
	Enable inputs: ENA, ENB	0		40	
	Boot inputs: CBA, CBB	4		48	
	Phase inputs: PHA, PHB	–0.6		40	
	Current-sense voltage: SA1, SA2, SB1, SB2	0		11	
	Power-good output: PGA, PGB	0		11	
	SYNC, EXTSUP	0		9	
Boost function	Enable input: ENC	0		9	V
	Voltage sense: DS			40	
	DIV	0		V _{REG}	
	Operating temperature: T _A	–40		125	°C

8.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS4333x-Q1	UNIT
		DAP	
		38 PINS	
R _{θJA}	Junction-to-ambient thermal resistance ⁽²⁾	27.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance ⁽³⁾	19.6	
R _{θJB}	Junction-to-board thermal resistance ⁽⁴⁾	15.9	
ψ _{JT}	Junction-to-top characterization parameter ⁽⁵⁾	0.24	
ψ _{JB}	Junction-to-board characterization parameter ⁽⁶⁾	6.6	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	1.2	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{θJA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{θJA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

8.5 Electrical Characteristics

V_{IN} = 8 V to 18 V, T_J = –40°C to 150°C (unless otherwise noted)

NO.	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
1.0	INPUT SUPPLY						
1.1	V _{BAT}	Supply voltage	Boost controller enabled, after satisfying initial start-up condition	2		40	V
1.2	V _{IN}	Input voltage required for device on initial start-up		6.5		40	V
		Buck regulator operating range after initial start-up		4		40	
1.3	V _{IN(UV)}	Buck undervoltage lockout	V _{IN} falling. After a reset, initial start-up conditions may apply. ⁽¹⁾	3.5	3.6	3.8	V
			V _{IN} rising. After a reset, initial start-up conditions may apply. ⁽¹⁾		3.8	4	V

- (1) If V_{BAT} and V_{REG} remain adequate, the buck can continue to operate if V_{IN} is > 3.8 V.

Electrical Characteristics (continued)

 $V_{IN} = 8\text{ V to }18\text{ V}$, $T_J = -40^{\circ}\text{C to }150^{\circ}\text{C}$ (unless otherwise noted)

NO.	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1.4	$V_{\text{BOOST_UNLOCK}}$ Boost unlock threshold	V_{BAT} rising	8.2	8.5	8.8	V
1.5	$I_{\text{q_LPM}}$ LPM quiescent current: (2)	$V_{\text{IN}} = 13\text{ V}$, BuckA: LPM, BuckB: off, $T_A = 25^{\circ}\text{C}$		30	40	μA
		$V_{\text{IN}} = 13\text{ V}$, BuckB: LPM, BuckA: off, $T_A = 25^{\circ}\text{C}$				
		$V_{\text{IN}} = 13\text{ V}$, BuckA, B: LPM, $T_A = 25^{\circ}\text{C}$		35	45	μA
1.6	$I_{\text{q_LPM}}$ LPM quiescent current: (2)	$V_{\text{IN}} = 13\text{ V}$, BuckA: LPM, BuckB: off, $T_A = 125^{\circ}\text{C}$		40	50	μA
		$V_{\text{IN}} = 13\text{ V}$, BuckB: LPM, BuckA: off, $T_A = 125^{\circ}\text{C}$				
		$V_{\text{IN}} = 13\text{ V}$, BuckA, B: LPM, $T_A = 125^{\circ}\text{C}$		45	55	μA
1.7	$I_{\text{q_NRM}}$ Quiescent current: normal (PWM) mode (2)	SYNC = HIGH, $T_A = 25^{\circ}\text{C}$		4.85	5.3	mA
		$V_{\text{IN}} = 13\text{ V}$, BuckA: CCM, BuckB: off, $T_A = 25^{\circ}\text{C}$				
		$V_{\text{IN}} = 13\text{ V}$, BuckB: CCM, BuckA: off, $T_A = 25^{\circ}\text{C}$				
		$V_{\text{IN}} = 13\text{ V}$, BuckA, B: CCM, $T_A = 25^{\circ}\text{C}$		7	7.6	
1.8	$I_{\text{q_NRM}}$ Quiescent current: normal (PWM) mode (2)	SYNC = HIGH, $T_A = 125^{\circ}\text{C}$		5	5.5	mA
		$V_{\text{IN}} = 13\text{ V}$, BuckA: CCM, BuckB: off, $T_A = 125^{\circ}\text{C}$				
		$V_{\text{IN}} = 13\text{ V}$, BuckB: CCM, BuckA: off, $T_A = 125^{\circ}\text{C}$				
		$V_{\text{IN}} = 13\text{ V}$, BuckA, B: CCM, $T_A = 125^{\circ}\text{C}$		7.5	8	
1.9	$I_{\text{bat_sh}}$ Shutdown current	BuckA, B: off, $V_{\text{BAT}} = 13\text{ V}$, $T_A = 25^{\circ}\text{C}$		2.5	4	μA
1.10	$I_{\text{bat_sh}}$ Shutdown current	BuckA, B: off, $V_{\text{BAT}} = 13\text{ V}$, $T_A = 125^{\circ}\text{C}$		3	5	μA
2.0	INPUT VOLTAGE V_{BAT} — UNDERVOLTAGE LOCKOUT					
2.1	$V_{\text{BAT(UV)}}$ Boost-input undervoltage	V_{BAT} falling. After a reset, initial start-up conditions may apply. (1)	1.8	1.9	2	V
		V_{BAT} rising. After a reset, initial start-up conditions may apply. (1)	2.4	2.5	2.6	V
2.2	UVLO_{Hys} Hysteresis		500	600	700	mV
2.3	$\text{UVLO}_{\text{filter}}$ Filter time			5		μs
3.0	INPUT VOLTAGE V_{IN} — OVERVOLTAGE LOCKOUT					
3.1	V_{OVLO} Overvoltage shutdown	V_{IN} rising	45	46	47	V
		V_{IN} falling	43	44	45	
3.2	OVLO_{Hys} Hysteresis		1	2	3	V
3.3	$\text{OVLO}_{\text{filter}}$ Filter time			5		μs
4.0	BOOST CONTROLLER					
4.1	V_{boost7V} Boost $V_{\text{OUT}} = 7\text{ V}$	DIV = low, $V_{\text{BAT}} = 2\text{ V to }7\text{ V}$	6.8	7	7.3	V
4.2	$V_{\text{boost7V-th}}$	Boost-enable threshold	7.5	8	8.5	V
		Boost-disable threshold	8	8.5	9	
		Boost hysteresis	0.4	0.5	0.6	
4.3	V_{boost10V} Boost $V_{\text{OUT}} = 10\text{ V}$	DIV = open, $V_{\text{BAT}} = 2\text{ V to }10\text{ V}$	9.7	10	10.4	V
4.4	$V_{\text{boost10V-th}}$	Boost-enable threshold	10.5	11	11.5	V
		Boost-disable threshold	11	11.5	12	
		Boost hysteresis	0.4	0.5	0.6	
4.5	V_{boost11V} Boost $V_{\text{OUT}} = 11\text{ V}$	DIV = V_{REG} , $V_{\text{BAT}} = 2\text{ V to }11\text{ V}$	10.7	11	11.4	V

(2) Quiescent current specification is non-switching current consumption without including the current in the external-feedback resistor divider.

Electrical Characteristics (continued)

 $V_{IN} = 8\text{ V to }18\text{ V}$, $T_J = -40^{\circ}\text{C to }150^{\circ}\text{C}$ (unless otherwise noted)

NO.	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
4.6	V _{boost11V-th}	Boost-enable threshold	Boost V _{OUT} = 11 V, V _{BAT} falling	11.5	12	12.5	V
		Boost-disable threshold	Boost V _{OUT} = 11 V, V _{BAT} rising	12	12.5	13	
		Boost hysteresis	Boost V _{OUT} = 11 V, V _{BAT} rising or falling	0.4	0.5	0.6	
BOOST-SWITCH CURRENT LIMIT							
4.7	V _{DS}	Current-limit sensing	DS input with respect to PGND	0.175	0.2	0.225	V
4.8	t _{DS}	Leading-edge blanking		200			ns
GATE DRIVER FOR BOOST CONTROLLER							
4.9	I _{GC1 Peak}	Gate-driver peak current		1.5			A
4.10	r _{DS(on)}	Source and sink driver	V _{REG} = 5.8 V, I _{GC1} current = 200 mA	2			Ω
GATE DRIVER FOR PMOS							
4.11	r _{DS(on)}	PMOS OFF		10 20			Ω
4.12	I _{PMOS_ON}	Gate current	V _{IN} = 13.5 V, V _{GS} = −5 V	10			mA
4.13	t _{delay_ON}	Turnon delay	C = 10 nF	5 10			μs
BOOST-CONTROLLER SWITCHING FREQUENCY							
4.14	f _{sw-Boost}	Boost switching frequency		f _{sw_Buck} / 2			kHz
4.15	D _{Boost}	Boost duty cycle		90%			
ERROR AMPLIFIER (OTA) FOR BOOST CONVERTERS							
4.16	G _{mBOOST}	Forward transconductance	V _{BAT} = 12 V	0.8		1.35	mS
			V _{BAT} = 5 V	0.35 0.65			
BUCK CONTROLLERS							
5.1	V _{BuckA} or V _{BuckB}	Adjustable output-voltage range		0.9 11			V
5.2	V _{ref, NRM}	Internal reference and tolerance voltage in normal mode	Measure FBX pin	0.792	0.8	0.808	V
				−1%	1%		
5.3	V _{ref, LPM}	Internal reference and tolerance voltage in low-power mode	Measure FBX pin	0.784	0.8	0.816	V
				−2%	2%		
5.4	V _{sense}	V sense for forward-current limit in CCM	FBx = 0.75 V (low duty cycle)	60	75	90	mV
5.5		V sense for reverse-current limit in CCM	FBx = 1 V	−65	−37.5	−23	mV
5.6	V _{I-Foldback}	V sense for output short	FBx = 0 V	17	32.5	48	mV
5.7	t _{dead}	Shoot-through delay, blanking time		20			ns
5.8	DC _{NRM}	High-side minimum on-time		100			ns
		Maximum duty cycle (digitally controlled)		98.75%			
5.9	DC _{LPM}	Duty cycle, LPM		80%			
5.10	I _{LPM_Entry}	LPM entry-threshold load current as fraction of maximum set load current		1% See ⁽³⁾			
	I _{LPM_Exit}	LPM exit-threshold load current as fraction of maximum set load current		See ⁽³⁾	10%		
HIGH-SIDE EXTERNAL NMOS GATE DRIVERS FOR BUCK CONTROLLER							
5.11	I _{GX1_peak}	Gate-driver peak current		1.5			A
5.12	r _{DS(on)}	Source and sink driver	V _{REG} = 5.8 V, I _{GX1} current = 200 mA	2			Ω

(3) The exit threshold specification is to be always higher than the entry threshold.

TPS43330-Q1, TPS43332-Q1

SLVSA82F – MARCH 2011 – REVISED DECEMBER 2014

www.ti.com

Electrical Characteristics (continued)
 $V_{IN} = 8\text{ V to }18\text{ V}$, $T_J = -40^{\circ}\text{C to }150^{\circ}\text{C}$ (unless otherwise noted)

NO.	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	LOW-SIDE NMOS GATE DRIVERS FOR BUCK CONTROLLER							
5.13	I _{GX2_peak}	Gate-driver peak current		1.5			A	
5.14	R _{DS_ON}	Source and sink driver	V _{REG} = 5.8 V, I _{GX2} current = 200 mA	2			Ω	
	ERROR AMPLIFIER (OTA) FOR BUCK CONVERTERS							
5.15	G _{mBUCK}	Transconductance	COMP _A , COMP _B = 0.8 V, source/sink = 5 μA, test in feedback loop	0.72	1	1.35	mS	
5.16	I _{PULLUP_FBx}	Pullup current at FBx pins	FBx = 0 V	50	100	200	nA	
6.0	DIGITAL INPUTS: ENA, ENB, ENC, SYNC							
6.1	V _{IH}	Higher threshold	V _{IN} = 13 V	1.7			V	
6.2	V _{IL}	Lower threshold	V _{IN} = 13 V	0.7			V	
6.3	R _{IH_SYNC}	Pulldown resistance on SYNC	V _{SYNC} = 5 V	500			kΩ	
6.4	R _{IL_ENC}	Pulldown resistance on ENC	V _{ENC} = 5 V	500			kΩ	
6.5	I _{IL_ENx}	Pullup current source on ENA, ENB	V _{ENx} = 0 V	0.5			2	μA
7.0	BOOST OUTPUT VOLTAGE: DIV							
7.1	V _{IH_DIV}	Higher threshold	V _{REG} = 5.8 V	V _{REG} – 0.2			V	
7.2	V _{IL_DIV}	Lower threshold		0.2			V	
7.3	V _{oz_DIV}	Voltage on DIV if unconnected	Voltage on DIV if unconnected	V _{REG} / 2			V	
8.0	SWITCHING PARAMETER – BUCK DC-DC CONTROLLERS							
8.1	f _{SW_Buck}	Buck switching frequency	RT pin: GND	360	400	440	kHz	
8.2	f _{SW_Buck}	Buck switching frequency	RT pin: 60-kΩ external resistor	360	400	440	kHz	
8.3	f _{SW_adj}	Buck adjustable range with external resistor	RT pin: external resistor	150	600		kHz	
8.4	f _{SYNC}	Buck synchronization range	External clock input	150	600		kHz	
8.5	f _{SS}	Spread-spectrum spreading	TPS43332-Q1 only	5%				
9.0	INTERNAL GATE-DRIVER SUPPLY							
9.1	V _{REG}	Internal regulated supply	V _{IN} = 8 V to 18 V, V _{EXTSUP} = 0 V, SYNC = high	5.5	5.8	6.1	V	
		Load regulation	I _{VREG} = 0 mA to 100 mA, V _{EXTSUP} = 0 V, SYNC = high	0.2%			1%	
9.2	V _{REG(EXTSU P)}	Internal regulated supply	V _{EXTSUP} = 8.5 V	7.2	7.5	7.8	V	
		Load regulation	I _{EXTSUP} = 0 mA to 125 mA, SYNC = High V _{EXTSUP} = 8.5 V to 13 V	0.2%			1%	
9.3	V _{EXTSUP-th}	EXTSUP switch-over voltage threshold	I _{VREG} = 0 mA to 100 mA, V _{EXTSUP} ramping positive	4.4	4.6	4.8	V	
9.4	V _{EXTSUP-Hys}	EXTSUP switch-over hysteresis		150	250		mV	
9.5	I _{VREG-Limit}	Current limit on VREG	V _{EXTSUP} = 0 V, normal mode as well as LPM	100	400		mA	
9.6	I _{VREG_EXTSU P-Limit}	Current limit on VREG when using EXTSUP	I _{VREG} = 0 mA to 100 mA, V _{EXTSUP} = 8.5 V, SYNC = High	125	400		mA	
10.0	SOFT START							
10.1	I _{SSx}	Soft-start source current	V _{SSA} and V _{SSB} = 0 V	0.75	1	1.25	μA	
11.0	OSCILLATOR (RT)							
11.1	V _{RT}	Oscillator reference voltage		1.2			V	
12.0	POWER GOOD / DELAY							
12.1	PG _{pullup}	Pullup for A and B to Sx2		50			kΩ	
12.2	PG _{ih1}	Power-good threshold	FBx falling	–5%	–7%	–9%		

Electrical Characteristics (continued)

 $V_{IN} = 8\text{ V to }18\text{ V}$, $T_J = -40^{\circ}\text{C to }150^{\circ}\text{C}$ (unless otherwise noted)

NO.	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
12.3	PG_{hys}	Hysteresis	2%			
12.4	PG_{drop}	Voltage drop	$I_{PGA} = 5\text{ mA}$			
12.5		$I_{PGA} = 1\text{ mA}$				
12.6	PG_{leak}	Power-good leakage	$V_{Sx2} = V_{PGx} = 13\text{ V}$			
12.7	$t_{degitch}$	Power-good deglitch time	2		16	μs
12.8	t_{delay}	Reset delay	External capacitor = 1 nF $V_{BuckX} < PG_{th1}$			
12.9	t_{delay_fix}	Fixed reset delay	No external capacitor, pin open			
12.10	I_{OH}	Activate current source (current to charge external capacitor)	30	40	50	μA
12.11	I_{IL}	Activate current sink (current to discharge external capacitor)	30	40	50	μA
13.0	OVERTEMPERATURE PROTECTION					
13.1	$T_{shutdown}$	Junction-temperature shutdown threshold	150	165		$^{\circ}\text{C}$
13.2	T_{hys}	Junction-temperature hysteresis		15		$^{\circ}\text{C}$

8.6 Typical Characteristics




Figure 1. Inductor Currents (Buck)




Figure 2. Buck Load Step: Forced Continuous Mode (0 to 4 A at 2.5 A/ μs)




Figure 3. Soft-Start Outputs (Buck)




Figure 4. Buck Load Step: Low-Power-Mode Entry (4 A to 90 mA at 2.5 A/ μs)




Figure 5. Buck Load Step: Low-Power-Mode Exit (90 mA to 4 A at 2.5 A/ μs)

V_{BAT} (BOOST INPUT) = 5 V, V_{IN} (BOOST OUTPUT) = 10 V,
SWITCHING FREQUENCY = 200 KHz, INDUCTOR = 680 nH,
 $R_{SENSE} = 10\text{ m}\Omega$, $C_{IN} = 440\text{ }\mu\text{F}$, $C_{OUT} = 660\text{ }\mu\text{F}$




Figure 6. Load Step Response (Boost) (0 to 5 A at 10 A/ μs)

Typical Characteristics (continued)




Figure 7. Cranking-Pulse Boost Response (12 V to 3 V in 1 ms at Buck Outputs 7.5 and 11.5 W)




Figure 8. Cranking-Pulse Boost Response (12 V to 4 V in 1 ms at Boost Direct Output 25 W)




Figure 9. Inductor Currents (Boost)




Figure 10. No-Load Quiescent Current vs Temperature




Figure 11. BUCKx Peak Current Limit vs COMPx Voltage




Figure 12. Current-Sense Pins Input current (Buck)

Typical Characteristics (continued)




Figure 13. Foldback Current Limit (Buck)




Figure 14. Regulated FBx Voltage vs Temperature (Buck)




Figure 15. Current Limit vs Duty cycle (Buck)

9 Detailed Description

9.1 Overview


The TPS43330-Q1 and TPS43332-Q1 devices include two current-mode synchronous buck controllers and a voltage mode boost controller. The integrated boost controller allows the devices to operate down to 2 V at the input without seeing a drop on the buck regulator output stages. At light loads, one can enable the buck controllers to operate automatically in low-power mode, consuming just 30 μ A of quiescent current. The buck controllers have independent soft-start capability and power-good indicators. Current foldback in the buck controllers and cycle-by-cycle current limitation in the boost controller provide external MOSFET protection. The switching frequency is programmable over 150 kHz to 600 kHz or can be synchronized to an external clock in the same range. The TPS43332-Q1 device also offers frequency-hopping spread-spectrum operation.

TPS43330-Q1, TPS43332-Q1

SLVSA82F – MARCH 2011 – REVISED DECEMBER 2014

www.ti.com

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Buck Controllers: Normal Mode PWM Operation

9.3.1.1 Frequency Selection and External Synchronization

The buck controllers operate using constant-frequency peak-current-mode control for optimal transient behavior and ease of component choices. The switching frequency is programmable between 150 kHz and 600 kHz, depending upon the resistor value at the RT pin. A short circuit to ground at this pin sets the default switching frequency to 400 kHz. Using a resistor at RT sets another frequency according to [Equation 1](#).

$$f_{sw} = \frac{X}{RT} \quad (X = 24 \text{ k}\Omega \times \text{MHz})$$

$$f_{sw} = 24 \times \frac{10^9}{RT} \quad (1)$$

For example,

600 kHz requires 40 k Ω

150 kHz requires 160 k Ω

Synchronizing to an external clock at the SYNC pin in the same frequency range of 150 kHz to 600 kHz is also possible. The device detects clock pulses at this pin, and an internal PLL locks on to the external clock within the specified range. The device can also detect a loss of clock at this pin, and upon detection of this condition, the device sets the switching frequency to the internal oscillator. The two buck controllers operate at identical switching frequencies, 180 degrees out-of-phase.

9.3.1.2 Enable Inputs

Independent enable inputs from the ENA and ENB pins enable the buck controllers. The ENx pins are high-voltage pins, with a threshold of 1.7 V for the high level, and with which direct connection to the battery is permissible for self-bias. The low threshold is 0.7 V. Both these pins have internal pullup currents of 0.5 μ A (typical). As a result, an open circuit on these pins enables the respective buck controllers. When both buck controllers are disabled, the device shuts down and consumes a current of less than 4 μ A.

9.3.1.3 Feedback Inputs

The right-resistor feedback-divider network connected to the FBx (feedback) pins sets the output voltage. Choose this network such that the regulated voltage at the FBx pin equals 0.8 V. The FBx pins have a 100-nA pullup current source as a protection feature in case the pins open up as a result of physical damage.

9.3.1.4 Soft-Start Inputs

To avoid large inrush currents, each buck controller has an independent programmable soft-start timer. The voltage at the SSx pin acts as the soft-start reference voltage. The 1- μ A pullup current available at the SSx pins, in combination with a suitably chosen capacitor, generates a ramp of the desired soft-start speed. After startup, the pullup current ensures that SSx is higher than the internal reference of 0.8 V; 0.8 V then becomes the reference for the buck controllers. Use [Equation 2](#) to calculate the soft-start ramp time.

$$C_{ss} = \frac{I_{ss} \times \Delta t}{\Delta V} \quad (\text{Farads})$$

where

- C_{ss} is the required capacitor for Δt , the desired soft-start time
- $I_{ss} = 1 \text{ } \mu\text{A}$ (typical)
- $\Delta V = 0.8 \text{ V}$

(2)

An alternative use of the soft-start pins is as tracking inputs. In this case, connect them to the supply to be tracked by a suitable resistor-divider network.

Feature Description (continued)

9.3.1.5 Current Sensing and Current Limit With Foldback

Clamping of the maximum value of the COMPx pin limits the maximum current through the inductor to a specified value. When the output of the buck regulator (and hence the feedback value at the FBx pin) falls to a low value because of a short circuit or overcurrent condition, the clamped voltage at the COMPx pin successively decreases, thus providing current foldback protection, which protects the high-side external MOSFET from excess current (forward-direction current limit).

Similarly, if a fault condition shorts the output to a high voltage and the low-side MOSFET turns fully on, the COMPx node drops low. A clamp is on the lower end as well to limit the maximum current in the low-side MOSFET (reverse-direction current limit).

An external resistor senses the current through the inductor. Choose the sense resistor such that the maximum forward peak-current in the inductor generates a voltage of 75 mV across the sense pins. This specified value is for low duty cycles only. At typical duty-cycle conditions around 40% (assuming 5 V output and 12 V input), 50 mV is a more reasonable value, considering tolerances and mismatches. The graphs in the [Typical Characteristics](#) section provide a guide for using the correct current-limit sense voltage.

The current-sense pins Sx1 and Sx2 are high-impedance pins with low leakage across the entire output range, thus allowing DCR current sensing using the dc resistance of the inductor for higher efficiency. [Figure 16](#) shows DCR sensing. Here, the series resistance (DCR) of the inductor is the sense element. Place the filter components close to the device for noise immunity. Remember that while the DCR sensing gives high efficiency, it is inaccurate because of the temperature sensitivity and a wide variation of the parasitic inductor series resistance. Therefore using the more-accurate sense resistor for current sensing may be advantageous.




Figure 16. DCR Sensing Configuration

9.3.1.6 Slope Compensation

Optimal slope compensation, which is adaptive to changes in input voltage and duty cycle, allows stable operation under all conditions. For optimal performance of this circuit, select the inductor and sense resistor according to [Equation 3](#).

$$\frac{L \times f_{sw}}{R_s} = 200$$

where

- L is the buck-regulator inductor in henries
- f_{sw} is the buck-regulator switching frequency in hertz
- R_s is the sense resistor in ohms

(3)

Feature Description (continued)

9.3.1.7 Power-Good Outputs and Filter Delays

Each buck controller has an independent power-good comparator monitoring the feedback voltage at the FBx pins and indicating whether the output voltage has fallen below a specified power-good threshold. This threshold has a typical value of 93% of the regulated output voltage. The power-good indicator is available as an open-drain output at the PGx pins. An internal 50-kΩ pullup resistor to Sx2 is available, or use of an external resistor is possible. Shutdown of a buck controller causes an internal pulldown of the power-good indicator. Connecting the pullup resistor to a rail other than the output of that particular buck channel causes a constant current flow through the resistor when the buck controller is powered down.

To avoid triggering the power-good indicators because of noise or fast transients on the output voltage, the device uses an internal delay circuit for de-glitching. Similarly, when the output voltage returns to the set value after a long negative transient, assertion of the power-good indicator (release of the open-drain pin) occurs after the same delay. Use of this delay can pause the reset of circuits powered from the buck regulator rail. Program the duration of the delay by using a suitable capacitor at the DLYAB pin according to [Equation 4](#).

$$\frac{t_{\text{DELAY}}}{C_{\text{DLYAB}}} = \frac{1 \text{ msec}}{1 \text{ nF}} \quad (4)$$

When the DLYAB pin is open, the delay setting is for a default value of 20 μs typical. The power-good delay timing is common to both the buck rails, but the power-good comparators and indicators function independently.

9.3.2 Boost Controller

The boost controller has a fixed-frequency voltage-mode architecture and includes cycle-by-cycle current-limit protection for the external N-channel MOSFET. The boost-controller switching-frequency setting is one-half of the buck-controller switching frequency. An internal resistor-divider network programmable to 7 V, 10 V, or 11 V sets the output voltage of the boost controller at the VIN pin, based on the low, open, or high status, respectively, of the DIV pin. The device does not recognize a change of the DIV setting while the in the low-power mode.

The active-high ENC pin enables the boost controller, which is active when the input voltage at the VBAT pin has crossed the unlock threshold of 8.5 V at least once. A single threshold crossing arms the boost controller, which begins switching as soon as VIN falls below the value set by the DIV pin, regulating the VIN voltage. Thus, the boost regulator maintains a stable input voltage for the buck regulators during transient events such as a cranking pulse at the VBAT pin.

A voltage at the DS pin exceeding 200 mV pulls the GC1 pin low, turning off the boost external MOSFET. Connecting the DS pin to the drain of the MOSFET or to a sense resistor between the MOSFET source and ground achieves cycle-by-cycle overcurrent protection for the MOSFET. Select the on-resistance of the MOSFET or the value of the sense resistor in such a way that the on-state voltage at DS does not exceed 200 mV at the maximum-load and minimum-input-voltage conditions. When using a sense resistor, TI recommends connecting a filter network between the DS pin and the sense resistor for better noise immunity.

The boost output (VIN) can be used to supply other circuits in the system. However, the boost output should be high-voltage tolerant. The device regulates the boost output to the programmed value only when VIN is low, and so VIN can reach battery levels.




Figure 17. External Drain-Source Voltage Sensing

Feature Description (continued)




Figure 18. External Current Shunt Resistor

9.3.3 Frequency-Hopping Spread Spectrum

The TPS43332-Q1 device features a frequency-hopping pseudo-random spectrum-spreading architecture. On this device, whenever the SYNC pin is high, the internal oscillator frequency varies from one cycle to the next within a band of $\pm 5\%$ around the value programmed by the resistor at the RT pin. The implementation uses a linear-feedback shift register that changes the frequency of the internal oscillator based on a digital code. The shift register is long enough to make the hops pseudo-random in nature and has a design such that the frequency shifts only by one step at each cycle to avoid large jumps in the buck and boost switching frequencies.

Table 1. Frequency-Hopping Control

SYNC TERMINAL	FREQUENCY SPREAD SPECTRUM (FSS)	COMMENTS
External clock	Not active	Device in forced continuous mode, internal PLL locks into external clock between 150 kHz and 600 kHz.
Low or open	Not active	Device can enter discontinuous mode. Automatic LPM entry and exit, depending on load conditions
High	TPS43330-Q1: FSS not active	Device in forced continuous mode
	TPS43332-Q1: FSS active	

9.3.4 Gate-Driver Supply (VREG, EXTSUP)

The gate-driver supplies of the buck and boost controllers are from an internal linear regulator whose output (5.8 V typical) is on the VREG pin and requires decoupling with a ceramic capacitor in the range of 3.3 μF to 10 μF .

NOTE

This pin has internal current-limit protection; do not use it to power any other circuits.

The VIN pin powers the VREG linear regulator by default when the EXTSUP voltage is lower than 4.6 V (typical). If V_{IN} is expected to go to high levels, excessive power dissipation can occur in this regulator, especially at high switching frequencies and when using large external MOSFETs. In this case, powering this regulator from the EXTSUP pin is advantageous, which can have a connection to a supply lower than V_{IN} but high enough to provide the gate drive. When the voltage on the EXTSUP pin is greater than 4.6 V, the linear regulator automatically switches to the EXTSUP pin as the input, to provide this advantage. Efficiency improvements are possible when using one of the switching regulator rails from the TPS4333x-Q1 family of devices or any other voltage available in the system to power the EXTSUP pin. The maximum voltage for application to the EXTSUP pin is 9 V.




Figure 19. Internal Gate-Driver Supply

Using a voltage above 5.8 V (sourced by VIN) for the EXTSUP pin is advantageous because it provides a large gate drive and hence better on-resistance of the external MOSFETs.

When using the EXTSUP pin, always keep the buck rail supplying the EXTSUP pin enabled. Alternatively, if switching off the buck rail supplying the EXTSUP pin is necessary, place a diode between the buck rail and the EXTSUP pin.

During low-power mode, the EXTSUP functionality is not available. The internal regulator operates as a shunt regulator powered from the VIN pin and has a typical value of 7.5 V. Current-limit protection for the VREG pin is available in low-power mode as well. If the EXTSUP pin is unused, leave the pin open without a capacitor installed.

9.3.5 External P-Channel Drive (GC2) and Reverse-Battery Protection

The TPS4333x-Q1 family of devices include a gate driver for an external P-channel MOSFET which can connect across the rectifier diode of the boost regulator. Such connection is useful to reduce power losses when the boost controller is not switching. The gate driver provides a swing of 6 V typical below the VIN voltage to drive a P-channel MOSFET. When V_{BAT} falls below the boost-enable threshold, the gate driver turns off the P-channel MOSFET, eliminating the diode bypass.

Another use for the gate driver is to bypass any additional protection diodes connected in series, as shown in Figure 20. Figure 21 also shows a different scheme of reverse battery protection, which may require only a smaller-sized diode to protect the N-channel MOSFET, as the diode conducts only for a part of the switching cycle. Because the diode is not always in the series path, the system efficiency can be improved.




Figure 20. Reverse-Battery Protection Option 1 for Buck-Boost Configuration




Figure 21. Reverse-Battery Protection Option 2 for Buck-Boost Configuration

9.3.6 Undervoltage Lockout and Overvoltage Protection

The TPS4333x-Q1 family of devices starts up at a V_{IN} voltage of 6.5 V (minimum), required for the internal supply (VREG). When the device has started up, the device operates down to a V_{IN} voltage of 3.6 V; below this voltage level, the undervoltage lockout disables the device.

NOTE

if V_{IN} drops, V_{REG} drops as well and therefore reduces the gate-drive voltage, whereas the digital logic is fully functional. Even if the ENC pin is high, the boost-unlock voltage of typically 8.5 V (typical) one time is required before boost activation can take place (see the [Boost Controller](#) section).

A voltage of 46 V at the V_{IN} pin triggers the overvoltage comparator, which shuts down the device. To prevent transient spikes from shutting down the device, the undervoltage and overvoltage protection have filter times of 5 μ s (typical).

When the voltages return to the normal operating region, the enabled switching regulators begin including a new soft-start ramp for the buck regulators.

With the boost controller enabled, a voltage less than 1.9 V (typical) on the V_{BAT} pin triggers an undervoltage lockout and pulls the boost gate driver (GC1) low (this action has a filter delay of 5 μ s, typical). As a result, V_{IN} falls at a rate dependent on its capacitor and load, eventually triggering V_{IN} undervoltage. A short falling transient at the V_{BAT} pin even lower than 2 V can thus be survived, if V_{BAT} returns above 2.5 V before the V_{IN} pin discharges to the undervoltage threshold.

9.3.7 Thermal Protection

The TPS4333x-Q1 family of devices is protected from overheating using an internal thermal shutdown circuit. If the die temperature exceeds the thermal shutdown threshold of 165°C because of excessive power dissipation (for example, because of fault conditions such as a short circuit at the gate drivers or the VREG pin), the controllers turn off and then restart when the temperature has fallen by 15°C.

9.4 Device Functional Modes

Table 2 lists the enable and inhibit pin configurations for the modes of operation.

Table 2. Mode of Operation

ENABLE AND INHIBIT PINS				DRIVER STATUS		DEVICE STATUS	QUIESCENT CURRENT
ENA	ENB	ENC	SYNC	BUCK CONTROLLERS	BOOST CONTROLLER		
Low	Low	Low	X	Shut down	Disabled	Shutdown	Approximately 4 μ A
Low	High	Low	Low	BuckB running	Disabled	BuckB: LPM enabled	Approximately 30 μ A (light loads)
			High			BuckB: LPM inhibited	mA range
High	Low	Low	Low	BuckA running	Disabled	BuckA: LPM enabled	Approximately 30 μ A (light loads)
			High			BuckA: LPM inhibited	mA range
High	High	Low	Low	BuckA and BuckB running	Disabled	BuckA and BuckB: LPM enabled	Approximately 35 μ A (light loads)
			High			BuckA and BuckB: LPM inhibited	mA range
Low	Low	Low	X	Shut down	Disabled	Shutdown	Approximately 4 μ A
Low	High	High	Low	BuckB running	Boost running for $V_{IN} < \text{set boost output}$	BuckB: LPM enabled	Approximately 50 μ A (no boost, light loads)
			High			BuckB: LPM inhibited	mA range
High	Low	High	Low	BuckA running	Boost running for $V_{IN} < \text{set boost output}$	BuckA: LPM enabled	Approximately 50 μ A (no boost, light loads)
			High			BuckA: LPM inhibited	mA range
High	High	High	Low	BuckA and BuckB running	Boost running for $V_{IN} < \text{set boost output}$	BuckA and BuckB: LPM enabled	Approximately 60 μ A (no boost, light loads)
			High			BuckA and BuckB: LPM inhibited	mA range

9.4.1 Buck Controllers: Current-Mode Operation

Peak-current-mode control regulates the peak current through the inductor to maintain the output voltage at its set value. The error between the feedback voltage at FBx and the internal reference produces a signal at the output of the error amplifier (COMPx) which serves as the target for the peak inductor current. The device senses the current through the inductor as a differential voltage at Sx1–Sx2 and compares voltage with this target during each cycle. A fall or rise in load current produces a rise or fall in voltage at FBx, causing V_{COMPx} to fall or rise respectively, thus increasing or decreasing the current through the inductor until the average current matches the load. This process maintains the output voltage in regulation.

The top N-channel MOSFET turns on at the beginning of each clock cycle and stays on until the inductor current reaches its peak value. Once this MOSFET turns off, and after a small delay (shoot-through delay) the lower N-channel MOSFET turns on until the start of the next clock cycle. In dropout operation, the high-side MOSFET stays on continuously. In every fourth clock cycle, a limit exists on the duty cycle of 95% to charge the bootstrap capacitor at CBx which allows a maximum duty cycle of 98.75% for the buck regulators. During dropout, the buck regulator switches at one-fourth of the normal frequency.

9.4.2 Buck Controllers: Light-Load PFM Mode

An external clock or a high level on the SYNC pin results in forced continuous-mode operation of the bucks. An open or low on the SYNC pin allows the buck controllers to operate in discontinuous mode at light loads by turning off the low-side MOSFET on detection of a zero-crossing in the inductor current.

In discontinuous mode, as the load decreases, the duration when both the high-side and low-side MOSFETs turn off increases (deep discontinuous mode). In case the duration exceeds 60% of the clock period and $V_{BAT} > 8$ V, the buck controller switches to a low-power operation mode. The design ensures that this typically occurs at 1% of the set full-load current if the choice of the inductor and sense resistor is as recommended in the slope-compensation section.

In low-power PFM mode, the buck monitors the FBx voltage and compares it with the 0.8-V internal reference. Whenever the FBx value falls below the reference, the high-side MOSFET turns on for a pulse duration inversely proportional to the difference $V_{IN} - Sx2$. At the end of this on-time, the high-side MOSFET turns off and the current in the inductor decays until it becomes zero. The low-side MOSFET does not turn on. The next pulse occurs the next time FBx falls below the reference value. This results in a constant volt-second t_{on} hysteretic operation with a total device quiescent current consumption of 30 μ A when a single buck channel is active and 35 μ A when both channels are active.

As the load increases, the pulses become more and more frequent and move closer to each other until the current in the inductor becomes continuous. At this point, the buck controller returns to normal fixed-frequency current-mode control. Another criterion to exit the low-power mode is when VIN falls low enough to require higher than 80% duty cycle of the high-side MOSFET.

The TPS4333x-Q1 family of devices can support the full-current load during low-power mode until the transition to normal mode takes place. The design ensures that exit of the low-power mode occurs at 10% (typical) of full-load current if the selection of inductor and sense resistor is as recommended. Moreover, a hysteresis also exists between the entry and exit thresholds to avoid oscillating between the two modes.

In the event that both buck controllers are active, low-power mode is only possible when both buck controllers have light loads that are low enough for low-power mode entry. With the boost controller enabled, low-power mode is possible only if V_{BAT} is high enough to prevent the boost from switching and if DIV is open or set to GND. A high (V_{REG}) level on DIV inhibits low-power mode, unless the ENC pin is set to low.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPS43330-Q1 and TPS43332-Q1 devices are ideally suited as a pre-regulator stage with low I_q requirements and for applications that must survive supply drops due to cranking events. The integrated boost controller allows the devices to operate down to 2 V at the input without seeing a drop on the buck regulator output stages. Below component values and calculations are a good starting point and theoretical representation of the values for use in the application; improving the performance of the device may require further optimization of the derived components.

10.2 Typical Application

The following example illustrates the design process and component selection for the TPS43330-Q1 device.




Figure 22. Simplified Application Schematic

Typical Application (continued)

10.2.1 Design Requirements

Table 3 lists the design-goal parameters.

Table 3. Application Example

PARAMETER	V _{BuckA}	V _{BuckB}	BOOST
Input voltage	V _{IN} = 6 V to 30 V 12 V - typical	V _{IN} = 6 V to 30 V 12 V - typical	V _{BAT} = 5 V (cranking pulse input) to 30 V
Output voltage, V _{OUTx}	5 V	3.3 V	10 V
Maximum output current, I _{OUTx}	3 A	2 A	2.5 A
Load-step output tolerance, ΔV _{OUT} + ΔV _{OUT(Ripple)}	±0.2 V	±0.12 V	±0.5 V
Current output load step, ΔI _{OUTx}	0.1 A to 3 A	0.1 A to 2 A	0.1 A to 2.5 A
Converter switching frequency, f _{SW}	400 kHz	400 kHz	200 kHz

10.2.2 Detailed Design Procedure

The component values for this design example are calculated using the same equations as used for above example. In this example, the boost operates at 150 kHz, while the buck operates at 300 kHz each. The Buck A operates down to 5 V to give.

Table 4. Application Example – Component Proposals

NAME	COMPONENT PROPOSAL	VALUE
L1	MSS1278T-392NL (Coilcraft)	4 μH
L2	MSS1278T-822ML (Coilcraft)	8.2 μH
L3	MSS1278T-153ML (Coilcraft)	15 μH
D1	SK103 (Micro Commercial Components)	
TOP_SW3	IRF7416 (International Rectifier)	
TOP_SW1, TOP_SW2	Si4840DY-T1-E3 (Vishay)	
BOT_SW1, BOT_SW2	Si4840DY-T1-E3 (Vishay)	
BOT_SW3	IRFR3504ZTRPBF (International Rectifier)	
C _{OUT1}	EEVFK1J681M (Panasonic)	680 μF
C _{OUTA} , C _{OUTB}	ECASD91A107M010K00 (Murata)	100 μF
C _{IN}	EEEFK1V331P (Panasonic)	220 μF

10.2.2.1 Boost Component Selection

A boost converter operating in continuous-conduction mode (CCM) has a right-half-plane (RHP) zero in its transfer function. The RHP zero relates inversely to the load current and inductor value and directly to the input voltage. The RHP zero limits the maximum bandwidth achievable for the boost regulator. If the bandwidth is too close to the RHP zero frequency, the regulator may become unstable.

Thus, for high-power systems with low input voltages, choose a low inductor value. A low value increases the amplitude of the ripple currents in the N-channel MOSFET, the inductor, and the capacitors for the boost regulator. Select these components with the ripple-to-RHP zero trade-off in mind and considering the power dissipation effects in the components because of parasitic series resistance.

A boost converter that operates always in the discontinuous mode does not contain the RHP zero in the transfer function. However, designing for the discontinuous mode demands an even lower inductor value that has high ripple currents. Also, ensure that the regulator never enters the continuous-conduction mode; otherwise, it can become unstable.




Figure 23. Boost Compensation Components

This design assumes operation in continuous-conduction mode. During light load conditions, the boost converter operates in discontinuous mode without affecting stability. Hence, the assumptions here cover the worst case for stability.

10.2.2.2 Boost Maximum Input Current I_{IN_MAX}

The maximum input current flows at the minimum input voltage and maximum load. The efficiency for $V_{BAT} = 5\text{ V}$ at 2.5 A is 80%, based on the graphs in the [Typical Characteristics](#) section.

$$P_{INmax} = \frac{P_{OUT}}{\text{Efficiency}} = \frac{25\text{ W}}{0.8} = 31.3\text{ W} \quad (5)$$

Therefore:

$$I_{INmax}(\text{at } V_{BAT} = 5\text{ V}) = \frac{31.3\text{ W}}{5\text{ V}} = 6.3\text{ A} \quad (6)$$

10.2.2.3 Boost Inductor Selection, L

Allow an input ripple current of 40% of I_{IN_max} at $V_{BAT} = 5\text{ V}$.

$$L = \frac{V_{BAT} \times t_{ON}}{I_{INripplemax}} = \frac{V_{BAT}}{I_{INripplemax} \times 2 \times f_{SW}} = \frac{5\text{ V}}{2.52\text{ A} \times 2 \times 200\text{ kHz}} = 4.9\text{ }\mu\text{H} \quad (7)$$

Select a lower value of 4 μH to ensure a high RHP-zero frequency while making a compromise that expects a high current ripple. This inductor selection also makes the boost converter operate in discontinuous conduction mode, where compensation is easier.

The inductor saturation current must be higher than the peak inductor current and some percentage higher than the maximum current-limit value set by the external resistive sensing element.

Determine the saturation rating at the minimum input voltage, maximum output current, and maximum core temperature for the application.

10.2.2.4 Inductor Ripple Current, I_{RIPPLE}

Based on an inductor value of 4 μH , the ripple current is approximately 3.1 A.

10.2.2.5 Peak Current in Low-Side FET, I_{PEAK}

$$I_{PEAK} = I_{INmax} + \frac{I_{RIPPLE}}{2} = 6.3\text{ A} + \frac{3.1\text{ A}}{2} = 7.85\text{ A} \quad (8)$$

Based on this peak current value, calculate the external current-sense resistor, R_{SENSE} .

$$R_{\text{SENSE}} = \frac{0.2 \text{ V}}{7.85 \text{ A}} = 25 \text{ m}\Omega \quad (9)$$

Select 20 m Ω , allowing for tolerance.

The filter component values R_{IFLT} and C_{IFLT} for current sense are 1.5 k Ω and 1 nF, respectively, which allows for good noise immunity.

10.2.2.6 Right Half-Plane Zero RHP Frequency, f_{RHP}

$$f_{\text{RHP}} = \frac{V_{\text{BATmin}}}{2\pi \times I_{\text{INmax}} \times L} = 32 \text{ kHz} \quad (10)$$

10.2.2.7 Output Capacitor, C_{OUTx}

To ensure stability, select the output capacitor, C_{OUTx} , such that Equation 11 is true.

$$f_{\text{LC}} \leq \frac{f_{\text{RHP}}}{10}$$

$$\frac{10}{2\pi \times \sqrt{L \times C_{\text{OUTx}}}} \leq \frac{V_{\text{BATmin}}}{2\pi \times I_{\text{INmax}} \times L}$$

$$C_{\text{OUTx}} \geq \left(\frac{10 \times I_{\text{INmax}}}{V_{\text{BATmin}}} \right)^2 \times L = \left(\frac{10 \times 6.3 \text{ A}}{5 \text{ V}} \right)^2 \times 4 \text{ }\mu\text{H}$$

$$C_{\text{OUTx min}} \geq 635 \text{ }\mu\text{F} \quad (11)$$

Select $C_{\text{OUTx}} = 680 \text{ }\mu\text{F}$.

This capacitor is usually aluminum electrolytic with ESR in the tens of milliohms. ESR in this range is good for loop stability, because it provides a phase boost. The output filter components, L and C, create a double pole (180-degree phase shift) at a frequency f_{LC} and the ESR of the output capacitor R_{ESR} creates a zero for the modulator at frequency f_{ESR} . Use Equation 12 to determine these frequencies.

$$f_{\text{ESR}} = \frac{1}{2\pi \times C_{\text{OUTx}} \times R_{\text{ESR}}} \text{ Hz, assume } R_{\text{ESR}} = 40 \text{ m}\Omega$$

$$f_{\text{ESR}} = \frac{1}{2\pi \times 680 \text{ }\mu\text{F} \times 0.04 \text{ }\Omega} = 6 \text{ kHz}$$

$$f_{\text{LC}} = \frac{1}{2\pi \times \sqrt{L \times C_{\text{OUTx}}}} = \frac{1}{2\pi \times \sqrt{4 \text{ }\mu\text{H} \times 680 \text{ }\mu\text{F}}} = 3.1 \text{ kHz} \quad (12)$$

Equation 12 satisfies $f_{\text{LC}} \leq 0.1 f_{\text{RHP}}$.

10.2.2.8 Bandwidth of Boost Converter, f_C

Use the following guidelines to set the frequency poles, zeroes, and crossover values for the trade-off between stability and transient response:

$$\begin{aligned} f_{LC} &< f_{ESR} < f_C < f_{RHP \text{ Zero}} \\ f_C &< f_{RHP \text{ Zero}} / 3 \\ f_C &< f_{SW} / 6 \\ f_{LC} &< f_C / 3 \end{aligned}$$

10.2.2.9 Output Ripple Voltage Due to Load Transients, ΔV_{OUTx}

Assume a bandwidth of $f_C = 10$ kHz.

$$\begin{aligned} \Delta V_{OUTx} &= R_{ESR} \times \Delta I_{OUTx} + \frac{\Delta I_{OUTx}}{4 \times C_{OUTx} \times f_C} \\ &= 0.04 \, \Omega \times 2.5 \, A + \frac{2.5 \, A}{4 \times 660 \, \mu F \times 10 \, \text{kHz}} = 0.19 \, V \end{aligned} \quad (13)$$

Because the boost converter is active only during brief events such as a cranking pulse, and the buck converters are high-voltage tolerant, a higher excursion on the boost output may be tolerable in some cases. In such cases, select smaller components for the boost output.

10.2.2.10 Selection of Components for Type II Compensation

The required loop gain for unity-gain bandwidth (UGB) is calculated with [Equation 14](#).

$$\begin{aligned} G &= 40 \log \left(\frac{f_C}{f_{LC}} \right) - 20 \log \left(\frac{f_C}{f_{ESR}} \right) \\ G &= 40 \log \left(\frac{10 \, \text{kHz}}{3.1 \, \text{kHz}} \right) - 20 \log \left(\frac{10 \, \text{kHz}}{6 \, \text{kHz}} \right) = 15.9 \, \text{dB} \end{aligned} \quad (14)$$

The boost-converter error amplifier (OTA) has a G_m that is proportional to the V_{BAT} voltage. This G_m allows a constant loop response across the input-voltage range and makes compensation easier by removing the dependency on V_{BAT} .

$$\begin{aligned} R3 &= \frac{10^{G/20}}{85 \times 10^{-6} \, A / V^2 \times V_{OUTx}} = 7.2 \, k\Omega \\ C1 &= \frac{10}{2\pi \times f_C \times R3} = \frac{10}{2\pi \times 10 \, \text{kHz} \times 7.2 \, k\Omega} = 22 \, \text{nF} \\ C2 &= \frac{C1}{2\pi \times R3 \times C1 \times \left(\frac{f_{SW}}{2} \right) - 1} = \frac{22 \, \text{nF}}{2\pi \times 7.2 \, k\Omega \times 22 \, \text{nF} \times \left(\frac{200 \, \text{kHz}}{2} \right) - 1} = 223 \, \text{pF} \end{aligned} \quad (15)$$

10.2.2.11 Input Capacitor, C_{IN}

The input ripple required is lower than 50 mV.

$$\Delta V_{C1} = \frac{I_{\text{RIPPLE}}}{8 \times f_{\text{SW}} \times C_{\text{IN}}} = 10 \text{ mV}$$

$$C_{\text{IN}} = \frac{I_{\text{RIPPLE}}}{8 \times f_{\text{SW}} \times \Delta V_{C1}} = 194 \text{ }\mu\text{F}$$

$$\Delta V_{\text{ESR}} = I_{\text{RIPPLE}} \times R_{\text{ESR}} = 40 \text{ mV} \quad (16)$$

Therefore, TI recommends 220 μF with 10-m Ω ESR.

10.2.2.12 Output Schottky Diode D1 Selection

Maximizing efficiency requires a Schottky diode with low forward-conducting voltage, V_F , over temperature and fast switching characteristics. The reverse breakdown voltage should be higher than the maximum input voltage, and the component should have low reverse leakage current. Additionally, the peak forward current should be higher than the peak inductor current. The following calculation gives the power dissipation in the Schottky diode:

$$P_D = I_{D(\text{PEAK})} \times V_F \times (1 - D)$$

$$D = 1 - \frac{V_{\text{INMIN}}}{V_{\text{OUT}} + V_F} = 1 - \frac{5 \text{ V}}{10 \text{ V} + 0.6 \text{ V}} = 0.53$$

$$P_D = 7.85 \text{ A} \times 0.6 \text{ V} \times (1 - 0.53) = 2.2 \text{ W} \quad (17)$$

10.2.2.13 Low-Side MOSFET (BOT_SW3)

$$P_{\text{BOOSTFET}} = (I_{\text{PK}})^2 \times r_{\text{DS(on)}}(1 + \text{TC}) \times D + \left(\frac{V_I \times I_{\text{PK}}}{2} \right) \times (t_r + t_f) \times f_{\text{SW}}$$

$$P_{\text{BOOSTFET}} = (7.85 \text{ A})^2 \times 0.02 \text{ }\Omega \times (1 + 0.4) \times 0.53 + \left(\frac{V_I \times I_{\text{PK}}}{2} \right) \times (20 \text{ ns} + 20 \text{ ns}) \times 200 \text{ kHz} = 1.07 \text{ W} \quad (18)$$

The times t_r and t_f denote the rising and falling times of the switching node and relate to the gate-driver strength of the TPS43330-Q1 device, TPS43332-Q1 device, and gate Miller capacitance of the MOSFET. The first term denotes the conduction losses, which the low on-resistance of the MOSFET minimizes. The second term denotes the transition losses which arise because of the full application of the input voltage across the drain-source of the MOSFET as it turns on or off. Transition losses are higher at high output currents and low input voltages (because of the large input peak current) and when the switching time is low.

NOTE

The on-resistance, $r_{\text{DS(on)}}$, has a positive temperature coefficient, which produces the $(\text{TC} = d \times \Delta T)$ term that signifies the temperature dependence. (Temperature coefficient d is available as a normalized value from MOSFET data sheets and can have an assumed starting value of 0.005 per $^{\circ}\text{C}$.)

10.2.2.14 BuckA Component Selection

10.2.2.14.1 BuckA Component Selection

$$t_{\text{ONmin}} = \frac{V_{\text{OUTA}}}{V_{\text{INmax}} \times f_{\text{SW}}} = \frac{3.3 \text{ V}}{30 \text{ V} \times 400 \text{ kHz}} = 275 \text{ ns} \quad (19)$$

t_{ONmin} is higher than the minimum duty cycle specified (100 ns typical). Hence, the minimum duty cycle is achievable at this frequency.

10.2.2.14.2 Current-Sense Resistor R_{SENSE}

Based on the typical characteristics for the V_{SENSE} limit with V_{IN} versus duty cycle, the sense limit is approximately 65 mV (at $V_{IN} = 12$ V and duty cycle of 5 V / 12 V = 0.416). Allowing for tolerances and ripple currents, select a V_{SENSE} maximum of 50 mV.

$$R_{SENSE} = \frac{50 \text{ mV}}{3 \text{ A}} = 17 \text{ m}\Omega \quad (20)$$

Select a value of 15 m Ω for R_{SENSE} .

10.2.2.15 Inductor Selection L

As explained in the description of the buck controllers, for optimal slope compensation and loop response, choose the inductor such that:

$$L = K_{FLR} \times \frac{R_{SENSE}}{f_{SW}} = 200 \times \frac{15 \text{ m}\Omega}{400 \text{ kHz}} = 7.5 \text{ }\mu\text{H} \quad (21)$$

K_{FLR} = coil-selection constant = 200

Select a standard value of 8.2 μH . For the buck converter, select the inductor saturation currents and core to sustain the maximum currents.

10.2.2.16 Inductor Ripple Current I_{RIPPLE}

At the nominal input voltage of 12 V, this inductor value causes a ripple current of 30% of $I_{OUT \text{ max}} \approx 1$ A.

10.2.2.17 Output Capacitor C_{OUTA}

Select an output capacitance C_{OUTA} of 100 μF with low ESR in the range of 10 m Ω , giving $\Delta V_{OUT(Ripple)} \approx 15$ mV and a ΔV drop of ≈ 180 mV during a load step, which does not trigger the power-good comparator and is within the required limits.

$$C_{OUTA} \approx \frac{2 \times \Delta I_{OUTA}}{f_{SW} \times \Delta V_{OUTA}} = \frac{2 \times 2.9 \text{ A}}{400 \text{ kHz} \times 0.2 \text{ V}} = 72.5 \text{ }\mu\text{F} \quad (22)$$

$$V_{OUTA(Ripple)} = \frac{I_{OUTA(Ripple)}}{8 \times f_{SW} \times C_{OUTA}} + I_{OUTA(Ripple)} \times ESR = \frac{1 \text{ A}}{8 \times 400 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 1 \text{ A} \times 10 \text{ m}\Omega = 13.1 \text{ mV} \quad (23)$$

$$\Delta V_{OUTA} = \frac{\Delta I_{OUTA}}{4 \times f_C \times C_{OUTA}} + \Delta I_{OUTA} \times ESR = \frac{2.9 \text{ A}}{4 \times 50 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 2.9 \text{ A} \times 10 \text{ m}\Omega = 174 \text{ mV} \quad (24)$$

10.2.2.18 Bandwidth of Buck Converter f_C

Use the following guidelines to set frequency poles, zeroes, and crossover values for the trade-off between stability and transient response.

- Crossover frequency f_C between $f_{SW} / 6$ and $f_{SW} / 10$. Assume $f_C = 50$ kHz.
- Select the zero $f_z \approx f_C / 10$
- Make the second pole $f_{P2} \approx f_{SW} / 2$

10.2.2.19 Selection of Components for Type II Compensation




Figure 24. Buck Compensation Components

$$R3 = \frac{2\pi \times f_c \times V_{OUT} \times C_{OUTx}}{Gm_{BUCK} \times K_{CFB} \times V_{REF}} = \frac{2\pi \times 50 \text{ kHz} \times 5 \text{ V} \times 100\mu\text{F}}{Gm_{BUCK} \times K_{CFB} \times V_{REF}} = 23.57 \text{ k}\Omega$$

where

- $V_{OUT} = 5 \text{ V}$
 - $C_{OUT} = 100 \mu\text{F}$
 - $Gm_{BUCK} = 1 \text{ mS}$
 - $V_{REF} = 0.8 \text{ V}$
 - $K_{CFB} = 0.125 / R_{SENSE} = 8.33 \text{ S}$ (0.125 is an internal constant)
- (25)

Use the standard value of $R3 = 24 \text{ k}\Omega$.

$$C1 = \frac{10}{2\pi \times R3 \times f_c} = \frac{10}{2\pi \times 24 \text{ k}\Omega \times 50 \text{ kHz}} = 1.33 \text{ nF}$$
(26)

Use the standard value of 1.5 nF .

$$C2 = \frac{C1}{2\pi \times R3 \times C1 \left(\frac{f_{SW}}{2} \right) - 1} = \frac{1.5 \text{ nF}}{2\pi \times 24 \text{ k}\Omega \times 1.5 \text{ nF} \left(\frac{400 \text{ kHz}}{2} \right) - 1} = 33 \text{ pF}$$
(27)

The resulting bandwidth of buck converter, f_c , is calculated with [Equation 28](#).

$$f_c = \frac{Gm_{BUCK} \times R3 \times K_{CFB}}{2\pi \times C_{OUTx}} \times \frac{V_{REF}}{V_{OUT}}$$

$$f_c = \frac{1 \text{ mS} \times 24 \text{ k}\Omega \times 8.33 \text{ S} \times 0.8 \text{ V}}{2\pi \times 100 \mu\text{F} \times 5 \text{ V}} = 50.9 \text{ kHz}$$
(28)

f_c is close to the target bandwidth of 50 kHz .

The resulting zero frequency, f_{z1} , is calculated with [Equation 29](#).

$$f_{z1} = \frac{1}{2\pi \times R3 \times C1} = \frac{1}{2\pi \times 24 \text{ k}\Omega \times 1.5 \text{ nF}} = 4.42 \text{ kHz}$$
(29)

f_{z1} is close to the $f_c / 10$ guideline of 5 kHz .

The second pole frequency, f_{p2} , is calculated with [Equation 30](#).

$$f_{p2} = \frac{1}{2\pi \times R3 \times C2} = \frac{1}{2\pi \times 24 \text{ k}\Omega \times 33 \text{ pF}} = 201 \text{ kHz}$$
(30)

f_{p2} is close to the $f_{SW} / 2$ guideline of 200 kHz . Hence, the design satisfies all requirements for a good loop.

10.2.2.20 Resistor Divider Selection for Setting V_{OUTA} Voltage

$$\beta = \frac{V_{REF}}{V_{OUTA}} = \frac{0.8 \text{ V}}{5 \text{ V}} = 0.16$$
(31)

Select the divider current through $R1$ and $R2$ to be $50 \mu\text{A}$. Then use [Equation 32](#) and [Equation 33](#) to find the values of $R1$ and $R2$.

$$R1 + R2 = \frac{5 \text{ V}}{50 \mu\text{A}} = 66 \text{ k}\Omega$$
(32)

$$\frac{R2}{R1 + R2} = 0.16$$
(33)

Therefore, $R2 = 16 \text{ k}\Omega$ and $R1 = 84 \text{ k}\Omega$.

10.2.2.21 BuckB Component Selection

Using the same method as for V_{BuckA} produces the following parameters and components.

$$t_{\text{ONmin}} = \frac{V_{\text{OUTB}}}{V_{\text{INmax}} \times f_{\text{SW}}} = \frac{3.3 \text{ V}}{30 \text{ V} \times 400 \text{ kHz}} = 275 \text{ ns} \quad (34)$$

This value is higher than the minimum duty cycle specified (100 ns typical).

$$R_{\text{SENSE}} = \frac{60 \text{ mV}}{2 \text{ A}} = 30 \text{ m}\Omega$$

$$L = 200 \times \frac{30 \text{ m}\Omega}{400 \text{ kHz}} = 15 \text{ }\mu\text{H} \quad (35)$$

ΔI_{ripple} current $\approx 0.4 \text{ A}$ (approximately 20% of $I_{\text{OUT max}}$)

Select an output capacitance C_{OUTB} of 100 μF with low ESR in the range of 10 m Ω .

Assume $f_c = 50 \text{ kHz}$.

$$C_{\text{OUTB}} \approx \frac{2 \times \Delta I_{\text{OUTB}}}{f_{\text{SW}} \times \Delta V_{\text{OUTB}}} = \frac{2 \times 1.9 \text{ A}}{400 \text{ kHz} \times 0.12 \text{ V}} = 46 \text{ }\mu\text{F} \quad (36)$$

$$V_{\text{OUTB(Ripple)}} = \frac{I_{\text{OUTB(Ripple)}}}{8 \times f_{\text{SW}} \times C_{\text{OUTB}}} + I_{\text{OUTB(Ripple)}} \times \text{ESR} = \frac{0.4 \text{ A}}{8 \times 400 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 0.4 \text{ A} \times 10 \text{ m}\Omega = 5.3 \text{ mV} \quad (37)$$

$$\Delta V_{\text{OUTB}} = \frac{\Delta I_{\text{OUTB}}}{4 \times f_c \times C_{\text{OUTB}}} + \Delta I_{\text{OUTB}} \times \text{ESR} = \frac{1.9 \text{ A}}{4 \times 50 \text{ kHz} \times 100 \text{ }\mu\text{F}} + 1.9 \text{ A} \times 10 \text{ m}\Omega = 114 \text{ mV} \quad (38)$$

$$R3 = \frac{2\pi \times f_c \times V_{\text{OUTB}} \times C_{\text{OUTB}}}{G_{\text{mBUCK}} \times K_{\text{CFB}} \times V_{\text{REF}}}$$

$$= \frac{2\pi \times 50 \text{ kHz} \times 3.3 \text{ V} \times 100 \text{ }\mu\text{F}}{1 \text{ mS} \times 4.16 \text{ S} \times 0.8 \text{ V}} = 31 \text{ k}\Omega \quad (39)$$

Use the standard value of $R3 = 30 \text{ k}\Omega$.

$$C1 = \frac{10}{2\pi \times R3 \times f_c} = \frac{10}{2\pi \times 30 \text{ k}\Omega \times 50 \text{ kHz}} = 1.1 \text{ nF} \quad (40)$$

$$C2 = \frac{C1}{2\pi \times R3 \times C1 \times \left(\frac{f_{\text{SW}}}{2}\right) - 1}$$

$$= \frac{1.1 \text{ nF}}{2\pi \times 30 \text{ k}\Omega \times 1.1 \text{ nF} \times \left(\frac{400 \text{ kHz}}{2}\right) - 1} = 27 \text{ pF} \quad (41)$$

$$f_c = \frac{G_{\text{mBUCK}} \times R3 \times K_{\text{CFB}}}{2\pi \times C_{\text{OUTB}}} \times \frac{V_{\text{REF}}}{V_{\text{OUTB}}}$$

$$= \frac{1 \text{ mS} \times 30 \text{ k}\Omega \times 4.16 \text{ S} \times 0.8 \text{ V}}{2\pi \times 100 \text{ }\mu\text{F} \times 3.3 \text{ V}} = 48 \text{ kHz} \quad (42)$$

f_c is close to the target bandwidth of 50 kHz.

The resulting zero frequency, f_{Z1} , is calculated with Equation 43.

$$f_{Z1} = \frac{1}{2\pi \times R3 \times C1} = \frac{1}{2\pi \times 30 \text{ k}\Omega \times 1.1 \text{ nF}} = 4.8 \text{ kHz} \quad (43)$$

f_{Z1} is close to the f_c guideline of 5 kHz.

The second pole frequency, f_{P2} , is calculated with Equation 44.

$$f_{P2} = \frac{1}{2\pi \times R3 \times C2} = \frac{1}{2\pi \times 30 \text{ k}\Omega \times 27 \text{ pF}} = 196 \text{ kHz} \quad (44)$$

f_{P2} is close to the $f_{SW} / 2$ guideline of 200 kHz.

Therefore the design satisfies all requirements for a good loop.

10.2.2.22 Resistor Divider Selection for Setting V_{OUT} Voltage

$$\beta = \frac{V_{REF}}{V_{OUT}} = \frac{0.8 \text{ V}}{3.3 \text{ V}} = 0.242 \quad (45)$$

Select the divider current through R1 and R2 to be 50 μA . Then use Equation 46 and Equation 47 to calculate the values of R1 and R2.

$$R1 + R2 = \frac{3.3 \text{ V}}{50 \mu\text{A}} = 66 \text{ k}\Omega \quad (46)$$

$$\frac{R2}{R1 + R2} = 0.242 \quad (47)$$

Therefore, $R2 = 16 \text{ k}\Omega$ and $R1 = 50 \text{ k}\Omega$.

10.2.2.23 BuckX High-Side and Low-Side N-Channel MOSFETs

An internal supply, which is 5.8 V typical under normal operating conditions, provides the gate-drive supply for these MOSFETs. The output is a totem pole, allowing full-voltage drive of V_{REG} to the gate with peak output current of 1.5 A. The reference for the high-side MOSFET is a floating node at the phase terminal (PHx), and the reference for the low-side MOSFET is the power-ground (PGNDx) terminal. For a particular application, select these MOSFETs with consideration for the following parameters: $r_{DS(on)}$, gate charge Q_g , drain-to-source breakdown voltage $BVDSS$, maximum dc current $IDC(max)$, and thermal resistance for the package.

The times t_r and t_f denote the rising and falling times of the switching node and have a relationship to the gate-driver strength of the TPS4333x-Q1 family of devices and to the gate Miller capacitance of the MOSFET. The first term denotes the conduction losses, which are minimal when the on-resistance of the MOSFET is low. The second term denotes the transition losses, which arise because of the full application of the input voltage across the drain-source of the MOSFET as it turns on or off. Transition losses are lower at low currents and when the switching time is low.

$$P_{BuckTOPFET} = (I_{OUT})^2 \times r_{DS(on)} (1 + TC) \times D + \left(\frac{V_{IN} \times I_{OUT}}{2} \right) \times (t_r + t_f) \times f_{SW} \quad (48)$$


$$P_{BuckLOWFET} = (I_{OUT})^2 \times r_{DS(on)} (1 + TC) \times (1 - D) + V_F \times I_{OUT} \times (2 \times t_d) \times f_{SW} \quad (49)$$

In addition, during the dead time t_d when both the MOSFETs are off, the body diode of the low-side MOSFET conducts, increasing the losses. The second term in the preceding equation denotes this. Using external Schottky diodes in parallel with the low-side MOSFETs of the buck converters helps to reduce this loss.

NOTE

The value of $r_{DS(on)}$ has a positive temperature coefficient, and the TC term for $r_{DS(on)}$ accounts for that fact. $TC = d \times \Delta T(^{\circ}\text{C})$. The temperature coefficient d is available as a normalized value from MOSFET data sheets and can have an assumed starting value of 0.005 per $^{\circ}\text{C}$.

10.2.3 Application Curves



11 Power Supply Recommendations

The TPS43330-Q1 device is designed to operate from an input voltage up to 40 V. Ensure that the input supply is well regulated. Furthermore, if the supply voltage in the application is likely to reach negative voltage (for example, reverse battery) a forward diode must be placed at the input of the supply. For the VIN pin, a good quality X7R ceramic capacitor is recommended. Capacitance derating for aging, temperature, and DC bias must be taken into account while determining the capacitor value. Connect a local decoupling capacitor close to the Vreg for proper filtering. The PowerPAD™ package, which offers an exposed thermal pad to enhance thermal performance, must be soldered to the copper landing on the PCB for optimal performance.

12 Layout

12.1 Layout Guidelines

Use the following guidelines for the design considerations of the grounding and PCB circuit layout.

12.1.1 Boost Converter

1. The path formed from the input capacitor to the inductor and BOT_SW3 with the low-side current-sense resistor should have short leads and PC trace lengths. The same applies for the trace from the inductor to Schottky diode D1 to the C_{OUT1} capacitor. Connect the negative terminal of the input capacitor and the negative terminal of the sense resistor together with short trace lengths.
2. The overcurrent-sensing shunt resistor may require noise filtering, and the filter capacitor should be close to the IC pin.

12.1.2 Buck Converter

1. Connect the drain of TOP_SW1 and TOP_SW2 together with the positive terminal of input capacitor C_{OUT1} . The trace length between these terminals should be short.
2. Connect a local decoupling capacitor between the drain of TOP_SWx and the source of BOT_SWx.
3. The Kelvin-current sensing for the shunt resistor should have traces with minimum spacing, routed in parallel with each other. Place any filtering capacitors for noise near the IC pins.
4. The resistor divider for sensing the output voltage connects between the positive terminal of its respective output capacitor and C_{OUTA} or C_{OUTB} and the IC signal ground. Do not locate these components and their traces near any switching nodes or high-current traces.

Layout Guidelines (continued)

12.1.3 Other Considerations

1. Short PGNDx and AGND to the thermal pad. Use a star ground configuration if connecting to a non-ground plane system. Use tie-ins for the EXTSUP capacitor, compensation-network ground, and voltage-sense feedback ground networks to this star ground.
2. Connect a compensation network between the compensation pins and IC signal ground. Connect the oscillator resistor (frequency setting) between the RT pin and IC signal ground. Do not locate these sensitive circuits near the dv/dt nodes; these include the gate-drive outputs, phase pins, and boost circuits (bootstrap).
3. Reduce the surface area of the high-current-carrying loops to a minimum by ensuring optimal component placement. Locate the bypass capacitors as close as possible to their respective power and ground pins.

12.2 Layout Example




Figure 27. TPS4333x-Q1 Layout Example

Boost: Switching Components
Minimize this loop area to reduce ringing




Figure 28. Layout Example (Top)

Layout Example (continued)




Figure 29. Layout Example (Bottom)

12.3 Power Dissipation Derating Profile, 38-Pin HTTSOP PowerPAD™ Package




Figure 30. Derating Profile for Power Dissipation Based on High-K JEDEC PCB

13 Device and Documentation Support

13.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS43330-Q1	Click here	Click here	Click here	Click here	Click here
TPS43332-Q1	Click here	Click here	Click here	Click here	Click here

13.3 Trademarks

PowerPAD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS43330QDAPRQ1	NRND	HTSSOP	DAP	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS43330Q1	
TPS43332QDAPRQ1	ACTIVE	HTSSOP	DAP	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS43332Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS43330QDAPRQ1	HTSSOP	DAP	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
TPS43332QDAPRQ1	HTSSOP	DAP	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS43330QDAPRQ1	HTSSOP	DAP	38	2000	350.0	350.0	43.0
TPS43332QDAPRQ1	HTSSOP	DAP	38	2000	350.0	350.0	43.0

DAP (R-PDSO-G38) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-153 Variation DDT-1.

DAP (R-PDSO-G38)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




4206319-9/M 09/13

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.

LAND PATTERN DATA

DAP (R-PDSO-G38) PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Contact the board fabrication site for recommended soldermask tolerances.

PowerPAD is a trademark of Texas Instruments

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated