

38C1 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

REJ03B0075-0240Z Rev.2.40 2004.6.14

DESCRIPTION

The 38C1 group is the 8-bit microcomputer based on the 740 family core technology.

The 38C1 group has the LCD drive control circuit, an 8-channel A/D converter, and serial I/O as additional functions.

The various microcomputers in the 38C1 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

FEATURES

/	
Basic machine-language instruct	ions 71
• The minimum instruction executi	on time 0.5 μs
	(at 8 MHz oscillation frequency)
Memory size	
ROM	16 K to 24 K bytes
RAM	384 to 512 bytes
 Programmable input/output ports 	s (Ports P2–P6) 30
 Segment output pin/Input port (Po 	ort P0) 8
Software pull-up/pull-down resistor	or Ports P0, P2–P6
●Interrupts	13 sources, 13 vectors
	(includes key input interrupt)
• Timers	8-bit X 3, 16-bit X 2
Serial I/O	8-bit X 1 (Clock-synchronous)
• A/D converter	8-bit X 8 channels
(It can be used in the low-speed	mode.)

 LCD drive control circuit
Bias 1/1, 1/2, 1/3
Duty Static, 1/2, 1/3, 1/4
Common output 4
Segment output
Main clock generating circuit
(connect to external ceramic resonator or on-chip oscillator)
• Sub clock generating circuit
(connect to external quartz-crystal oscillator)
Power source voltage In high case of words ((((((n)) < 0.0 MHz))
In high-speed mode (f(XIN) \leq 8.0 MHz)
In middle-speed mode (Mask ROM version: f(XIN) ≤ 6.0 MHz)
In low-speed mode (Mask ROM version) 1.8 to 5.5 V
In low-speed mode (One Time PROM version) 2.2 to 5.5 V
Power dissipation (Mask ROM version)
In high-speed mode (frequency divided by 2) Typ. 15 mW
$(VCC = 5 \text{ V}, f(XIN) = 8 \text{ MHz}, Ta = 25 ^{\circ}C)$
In low-speed modeTyp. 18 μW
(VCC = 2.5 V, $f(XIN) = stop$, $f(XCIN) = 32 \text{ kHz}$, $Ta = 25 ^{\circ}\text{C}$)
● Operating temperature range – 20 to 85°C

APPLICATIONS

Household appliances, consumer electronics, etc.




Fig. 1 Pin configuration of M38C1XMX-XXXFP/HP




Fig. 2 Functional block diagram

PIN DESCRIPTION

Table 1 Pin description

Pin	Name	Function	Function except a port function				
Vcc, Vss	Power source	• Apply voltage of power source to Vcc, and 0 V to Vss.					
voo, voo	l ower source	(As for VCC, refer to the recommended operating condition)					
CNVss	CNVss	Connect to Vss.					
RESET	Reset input	• Reset input pin for active "L".					
XIN	Clock input	Input and output pins for the main clock generating circuit.					
XIII	Clook input	Connect a ceramic resonator or a quartz-crystal oscillator by	petween the XIN and XOUT nins to set the				
		oscillation frequency.	between the Anvaria Acor pine to set the				
Xout	Clock output	If an external clock is used, connect the clock source to the	XIN nin and leave the XOUT nin open				
		A feedback resistor is built-in.	7 Ain pin and leave the Accor pin open.				
VL1-VL3	LCD power source	Input 0 ≤ VL1 ≤ VL2 < VL3 voltage.					
COM0-COM3	Common output	LCD common output pins.					
P00/SEG0-	Input port P0	8-bit input port.	LCD segment output pins				
P07/SEG7	Impat port i o	CMOS compatible input level.	2 LOD segment output pins				
1 07/OLO7		• 1, 2, 4 or 8-bit input and 8-bit pull-down can be programmed.					
SEG8-/SEG16	Segment output pin	LCD segment output pin.					
P20/SEG17-	I/O port P2	8-bit I/O port.	LCD segment output pins				
P27/SEG24	I/O port i 2	CMOS compatible input level.	COD segment output pins				
F2//3EG24							
		CMOS 3-state output structure.					
D2o/LED\/K/Mo	I/O port P3	• 1-bit input/output and pull-down can be programmed.	a Kay innut (kay an waka un) interrunt				
P30(LED)/KW0-	I/O port P3	• 5-bit I/O port.	Key input (key-on wake-up) interrupt				
P34(LED)/KW4		CMOS compatible input level.	input pins				
		CMOS 3-state output structure.					
ANI /ABI/EV	A I i I	• 1-bit input/output and pull-up can be programmed.	ADICEV				
ANO/ADKEY0-	Analog input	Analog input pins for A/D converter.	ADKEY input pins				
AN3/ADKEY3		When these pins are used as ADKEY pins, the input					
		voltage of ADKEY pin which is input "L" level is A/D					
		converted automatically.					
P44/AN4-	I/O port P4	• 4-bit I/O port.	Analog input pins for A/D converter				
P47/AN7		CMOS compatible input level.					
		CMOS 3-state output structure.					
		1-bit input/output and pull-up can be programmed.					
P50/INTo,	I/O port P5	• 8-bit I/O port.	Interrupt input pins				
P51/INT1		CMOS compatible input level.					
P52/CNTR0		CMOS 3-state output structure.	Timer X, timer Y function pins				
P53/CNTR1		1-bit input/output and pull-up can be programmed.					
P54/SIN			Serial I/O function pins				
P55/Sout							
P56/SCLK							
P57/SRDY							
P60/XCIN	I/O port P6	• 5-bit I/O port.	Sub-clock generating circuit I/O pins				
P61/XCOUT		CMOS compatible input level.	(Oscillator is connected.				
		CMOS 3-state output structure.	External clock cannot be input directly.)				
P62/Tout		1-bit input/output and pull-up can be programmed.	Timer 2 output pin				
Р6з/фоит			System clock φ output				
P64							

PART NUMBERING




Fig. 3 Part numbering

GROUP EXPANSION

Renesas plans to expand the 38C1 group as follows.

Memory Type

Support for Mask ROM version, One Time PROM version.

Memory Size

ROM/PROM size	16 K to 24 K bytes
RAM size	384 to 512 bytes

Packages

64P6Q-A	0.5 mm-pitch plastic molded QFP
64P6U-A	0.8 mm-pitch plastic molded QFP




Fig. 4 Memory expansion plan

Currently products are listed below.

Table 2. List of products

As of June. 2004

Product	ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38C12M4-XXXFP	16384	204	64P6U-A	Mask ROM version
M38C12M4-XXXHP	(16256)	384	64P6Q-A	
M38C13M6-XXXFP		512	64P6U-A	
M38C13M6-XXXHP	24576 (24446)		64P6Q-A	
M38C13E6FP	(24440)		64P6U-A	One Time PROM version (shipped in blank)
M38C13E6HP	1		64P6Q-A	

FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)

The 38C1 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

The FST and SLW instruction cannot be used.

The STP, WIT, MUL, and DIV instruction can be used.

[Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

[Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

[Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

[Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116".

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 6.

Store registers other than those described in Figure 6 with program when the user needs them during interrupts or subroutine

[Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig. 5 740 Family CPU register structure




Fig. 6 Register push and pop at interrupt generation and subroutine call

Table 3 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

[Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

• Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

• Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

• Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

• Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1"

Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

• Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1".

• Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

• Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

• Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 4 Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	_	SEI	SED	_	SET	_	_
Clear instruction	CLC	_	CLI	CLD	-	CLT	CLV	ı

[CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the internal system clock selection bit.

The CPU mode register is allocated at address 003B16.

After system is released from reset, the on-chip oscillator mode is selected, and the XIN-XOUT oscillation and the XCIN-XCOUT oscillation are stopped.

When the low-, middle- or high-speed mode is used after the XIN—XOUT oscillation and the XCIN—XCOUT oscillation are enabled, wait in the on-chip oscillator mode until oscillation stabilizes, and then, switch the operation mode.

When the middle- and high-speed mode are not used (XIN-XOUT oscillation and external clock input are not performed), connect XIN to VCC through a resistor.




Fig. 7 Structure of CPU mode register




Fig. 8 Switching method of CPU mode register

MEMORY Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 9 Memory map diagram

000 ₁₆ Po	ort P0 (P0)	002016	Timer X (low) (TXL)
00116		002116	Timer X (high) (TXH)
00216		002216	Timer Y (low) (TYL)
00316		002316	Timer Y (high) (TYH)
00416 P	ort P2 (P2)	002416	Timer 1 (T1)
00516 P	ort P2 direction register (P2D)	002516	Timer 2 (T2)
00616 P	ort P3 (P3)	002616	Timer 3 (T3)
007 ₁₆ Po	ort P3 direction register (P3D)	002716	Timer X mode register (TXM)
00816 P	ort P4, ADKEY pin selection (P4)	002816	Timer Y mode register (TYM)
0916 P	ort P4 direction register (P4D)	002916	Timer 123 mode register (T123M)
00A16 P	ort P5 (P5)	002A ₁₆	φ output control register
00B16 P	ort P5 direction register (P5D)	002B ₁₆	
00C16 P	ort P6 (P6)	002C ₁₆	Temporary data register 1 (TD0)
00D16 P	ort P6 direction register (P6D)	002D ₁₆	Temporary data register 2 (TD1)
00E16		002E ₁₆	Temporary data register 3 (TD2)
0F16		002F ₁₆	RRF register (RRF)
1016 LC	CD display register 0(LCD0)	003016	
1116 LC	CD display register 1(LCD1)	003116	
	CD display register 2(LCD2)	003216	
13 ₁₆ LC	CD display register 3(LCD3)	003316	PULL register
1416 LC	CD display register 4(LCD4)	003416	A/D control register (ADCON)
1516 LC	CD display register 5(LCD5)	003516	A/D conversion register (AD)
1616 LC	CD display register 6(LCD6)	003616	
1716 LC	CD display register 7(LCD7)	003716	
18 ₁₆ LC	CD display register 8(LCD8)	003816	Segment output enable register (SEG)
19 ₁₆ LC	CD display register 9(LCD9)	003916	LCD mode register (LM)
1A16 LC	CD display register 10(LCD10)	003A ₁₆	Interrupt edge selection register (INTEDGE)
1B ₁₆ LC	CD display register 11(LCD11)	003B ₁₆	CPU mode register (CPUM)
1C ₁₆ LC	CD display register 12(LCD ₁₂)	003C ₁₆	Interrupt request register 1(IREQ1)
1D ₁₆ Se	erial I/O control register (SIOCON)	003D ₁₆	Interrupt request register 2(IREQ2)
1E ₁₆		003E ₁₆	Interrupt control register 1(ICON1)
1F16 Se	erial I/O register (SIO)	003F ₁₆	Interrupt control register 2(ICON2)

Fig. 10 Memory map of special function register (SFR)

I/O PORTS Direction Registers (Ports P2–P6)

The I/O ports (P2–P6) have direction registers which determine the input/output direction of each individual pin.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Port P0

Port P0 is an input port.

P00/SEG0-P07/SEG7 pins are also used as segment output pins. These pins can be used as segment output pins by setting segment output enable bits.

Pull-up/Pull-down Control

By setting the PULL register (address 003316), I/O ports can control pull-up/pull-down (pins also used as segment output pin: pull-down, other pins: pull-up/pull-down of pins are performed by setting the PULL register to "1".

However, the contents of PULL register does not affect ports programmed as the output ports.

Input port P0 and I/O port P2 are pulled-down in the initial state. Also, the pull-down setting is invalid for pins set to segment output with the segment output enable register (address 003816).




Fig. 11 Structure of PULL register

Table 5 List of I/O port function

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Fig. No.
COM ₀ -COM ₃	Common	Output	LCD common output		LCD mode register	(16)
P0o/SEGo-	Input Port P0	Input,	CMOS compatible	LCD segment output	PULL register	(1)
P07/SEG7		individual bits	input level		Segment output enable register	
					LCD0-LCD3	
SEG8-/SEG16	Segment	Output	LCD segment output		LCD mode register	(17)
					LCD4-LCD8	
P20/SEG17-	I/O Port P2	Input/output	CMOS compatible	LCD segment output	PULL register	(2)
P27/SEG24		individual bits	input level		Segment output enable register	
			CMOS 3-state output		LCD8-LCD12	
P30(LED)/KW0-	I/O Port P3	Input/output	CMOS compatible	Key input (key-on wake-up)	PULL register	(3)
P34(LED)/KW4		individual bits	input level	interrupt input	Interrupt control register	
			CMOS 3-state output			
ANo/ADKEYo-	A/D	Input	Analog input	ADKEY input	A/D control register	(15)
AN3/ADKEY3	conversion				P4 data latch	
	input				(ADKEY selected)	
P44/AN4-	I/O Port P4	Input/output	CMOS 3-state output	A/D conversion input	PULL register	(4)
P47/AN7		individual bits	CMOS compatible		A/D control register	
			input level		-	
P50/INTo,	I/O Port P5	Input/output	CMOS 3-state output	Interrupt input	PULL register	(3)
P51/INT1		individual bits	CMOS compatible		Interrupt edge selection register	
P52/CNTR0	1		input level	Timer X function input/output	PULL register	(5)
					Timer X mode register	
P53/CNTR1				Timer Y function input	PULL register	(6)
					Timer Y mode register	
P54/SIN	1			Serial I/O function output	PULL register	(7)
P55/Sout					Serial I/O control register	(8)
P56/SCLK						(9)
P57/SRDY						(10)
P60/XCIN	I/O port P6	Input/output	CMOS compatible	Sub-clock generating	PULL register	(11)
P61/XCOUT		individual bits	input level	circuit input/output	CPU mode register	(12)
P62/Tout	1		CMOS 3-state output	Timer 2 output	PULL register	(13)
					Timer X mode register	
Р63/фООТ	1			φ clock output	PULL register	(14)
					φ output control register	
P64	1				PULL register	(18)

Notes 1: For details of how to use double function ports as function I/O ports, refer to the applicable sections.

2: When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate. Especially, power source current may increase during execution of the STP and WIT instructions. Fix the unused input pins to "H" or "L" through a resistor.




Fig. 12 Port block diagram (1)




Fig. 13 Port block diagram (2)




Fig. 14 Port block diagram (3)

INTERRUPTS

Interrupts occur by thirteen sources: five external, seven internal, and one software.

Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt. When several interrupts occur at the same time, the interrupts are received according to priority.

Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

- 1. The contents of the program counter and the processor status register are automatically pushed onto the stack.
- The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
- 3. The interrupt jump destination address is read from the vector table into the program counter.

■ Notes on Interrupts

When the active edge of an external interrupt (INT0 , INT1, CNTR0 or CNTR1) is set or an interrupt source where several interrupt source is assigned to the same vector address is switched, the corresponding interrupt request bit may also be set. Therefore, take following sequence:

- (1) Disable the interrupt.
- (2) Set the interrupt edge selection register (Timer X control register for CNTR0, Timer Y mode register for CNTR1).
- (3) Clear the set interrupt request bit to "0."
- (4) Enable the interrupt.

Table 6 Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request	Remarks
interrupt Source	Priority	High	Low	Generating Conditions	Remarks
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable
INT ₀	2	FFFB16	FFFA16	At detection of either rising or	External interrupt
				falling edge of INTo input	(active edge selectable)
INT1	3	FFF916	FFF816	At detection of either rising or	External interrupt
				falling edge of INT1 input	(active edge selectable)
Timer X	4	FFF316	FFF216	At timer X underflow	
Timer Y	5	FFF116	FFF016	At timer Y underflow	
Timer 1	6	FFEF16	FFEE16	At timer 1 underflow	
Timer 3	7	FFED16	FFEC16	At timer 3 underflow	
CNTR ₀	8	FFEB16	FFEA ₁₆	At detection of either rising or	External interrupt
				falling edge of CNTRo input	(active edge selectable)
CNTR ₁	9	FFE916	FFE816	At detection of either rising or	External interrupt
				falling edge of CNTR1 input	(active edge selectable)
Timer 2	10	FFE716	FFE616	At timer 2 underflow	
Serial I/O	11	FFE316	FFE216	At completion of serial I/O data	
				transmission or reception	
Key input	12	FFE116	FFE016	At falling of conjunction of input	External interrupt
(Key-on wake-up)				level for port P3 (at input mode)	(valid at falling)
A/D conversion	13	FFDF16	FFDE16	At completion of A/D conversion	Valid when A/D interrupt is selected
BRK instruction	14	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt

Notes1: Vector addresses contain interrupt jump destination addresses

2: Reset function in the same way as an interrupt with the highest priority.




Fig. 15 Interrupt control




Fig. 16 Structure of interrupt-related registers

Key Input Interrupt (Key-on Wake Up)

A Key-on wake up interrupt request is generated by applying "L" level voltage to any pin of port P3 that have been set to input mode. In other words, it is generated when AND of input level

goes from "1" to "0". An example of using a key input interrupt is shown in Figure 17, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P30–P33.




Fig. 17 Connection example when using key input control register, key input interrupt and port P3 block diagram

TIMERS

The 38C1 group has five timers: timer X, timer Y, timer 1, timer 2, and timer 3. Timer X and timer Y are 16-bit timers, and timer 1, timer 2, and timer 3 are 8-bit timers.

All timers are down count timers. When the timer reaches "0", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to "1".

Read and write operation on 16-bit timer must be performed for both high- and low-order bytes. When reading a 16-bit timer, read the high-order byte first. When writing to a 16-bit timer, write the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during the write operation, or when writing during the read operation.




Fig. 18 Timer block diagram

Timer X

Timer X is a 16-bit timer that can be selected in one of four modes and can be controlled the timer X write and the real time port by setting the timer X mode register.

(1) Timer mode

The timer counts the followings;

- f(XIN) (input frequency to XIN pin) divided by 16 in middle-, or high-speed mode
- f(XCIN) (sub-clock oscillation frequency) divided by 16 in lowspeed mode
- f(XRosc) (on-chip oscillator oscillation frequency) divided by 16 in on-chip oscillator mode

(2) Pulse output mode

Each time the timer underflows, a signal output from the CNTR0 pin is inverted and f(XIN), f(ROSC) or f(XCIN) can be selected for the count source. Except for them, the operation in pulse output mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P52 direction register to output mode.

(3) Event counter mode

The timer counts signals input through the CNTRo pin.

Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P52 direction register to input mode.

(4) Pulse width measurement mode

The count source is f(XIN)/16 in the middle-, or high-speed mode, f(Rosc)/16 in on-chip oscillator mode, and f(XCIN)/16 in the low-speed mode. If CNTR0 active edge switch bit is "0", the timer counts while the input signal of CNTR0 pin is at "H". If it is "1", the timer counts while the input signal of CNTR0 pin is at "L". When using a timer in this mode, set the corresponding port P52 direction register to input mode.

●Timer X Write Control

If the timer X write control bit is "0", when the value is written in the address of timer X, the value is loaded in the timer X and the latch at the same time.

If the timer X write control bit is "1", when the value is written in the address of timer X, the value is loaded only in the latch. The value in the latch is loaded in timer X after timer X underflows.

If the value is written in latch only, when the value is written in latch at the timer underflow, the value is loaded in the timer X and the latch at the same time. Also, unexpected value may be set in the high-order counter when the writing in high-order latch and the underflow of timer X are performed at the same timing.

■Note on CNTR₀ interrupt active edge selection

CNTR0 interrupt active edge depends on the CNTR0 active edge switch bit.

■Note on count source selection bit

Except the pulse output mode, write "0" to the count source selection bit.

When the timer X count source selection bit is set to "1", as for the recommended operating condition of the main clock input frequency f(XIN), the rating value at the high-speed mode is applied.

■Note on interrupt in pulse output mode

When the count source selection bit is "1" in the pulse output mode, the timing when the timer X interrupt request occurs may be early or lately for one instruction cycle.




Fig. 19 Structure of timer X mode register

Timer Y

Timer Y is a 16-bit timer that can be selected in one of four modes.

(1) Timer mode

The timer counts the followings;

- f(XIN)/16 in middle-, or high-speed mode
- f(XCIN)/16 in low-speed mode
- f(XRosc) divided by 16 in on-chip oscillator mode

(2) Period measurement mode

CNTR1 interrupt request is generated at rising/falling edge of CNTR1 pin input signal. Simultaneously, the value in timer Y latch is reloaded in timer Y and timer Y continues counting down. Except for the above-mentioned, the operation in period measurement mode is the same as in timer mode.

The timer value just before the reloading at rising/falling of CNTR1 pin input signal is retained until the timer Y is read once after the reload.

The rising/falling timing of CNTR1 pin input signal is found by CNTR1 interrupt. When using a timer in this mode, set the corresponding port P53 direction register to input mode.

(3) Event counter mode

The timer counts signals input through the CNTR1 pin.

Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P53 direction register to input mode.

(4) Pulse width HL continuously measurement mode

CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode. When using a timer in this mode, set the corresponding port P53 direction register to input mode.

■Note on CNTR1 interrupt active edge selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.




Fig. 20 Structure of timer Y mode register

Timer 1, Timer 2, Timer 3

Timer 1, timer 2, and timer 3 are 8-bit timers. The count source for each timer can be selected by timer 123 mode register. The timer latch value is not affected by a change of the count source. However, because changing the count source may cause an inadvertent count down of the timer. Therefore, rewrite the value of timer whenever the count source is changed.

●Timer 2 Write Control

If the timer 2 write control bit is "0", when the value is written in the address of timer 2, the value is loaded in the timer 2 and the latch at the same time.

If the timer 2 write control bit is "1", when the value is written in the address of timer 2, the value is loaded only in the latch. The value in the latch is loaded in timer 2 after timer 2 underflows.

●Timer 2 Output Control

When the timer 2 (TOUT) is output enabled, an inversion signal from pin TOUT is output each time timer 2 underflows.

In this case, set the port P62 shared with the port TouT to the output mode.

■Note on Timer 1 to Timer 3

When the count source of timers 1 to 3 is changed, the timer counting value may be changed large because a thin pulse is generated in count input of timer. If timer 1 output is selected as the count source of timer 2 or timer 3, when timer 1 is written, the counting value of timer 2 or timer 3 may be changed large because a thin pulse is generated in timer 1 output.

Therefore, set the value of timer in the order of timer 1, timer 2 and timer 3 after the count source selection of timer 1 to 3.




Fig. 21 Structure of timer 123 mode register

Serial I/O

The serial I/O function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. When the internal clock is used, transfer is started by a write signal to the serial I/O register.

[Serial I/O Control Register (SIOCON)] 001D16

The serial I/O control register contains 8 bits which control various serial I/O functions.

■ Notes on Serial I/O

Write data to the serial I/O register only when the SCLK pin is "H".




Fig. 22 Structure of serial I/O control register




Fig. 23 Block diagram of serial I/O function




Fig. 24 Timing of serial I/O function

A/D CONVERTER

The functional blocks of the A/D converter are described below.

A/D Converter

The conversion method of this A/D converter is the 8-bit resolution successive comparison method. This A/D converter has the ADKEY function for A/D conversion of "L" level analog input to ADKEY pin automatically.

[A/D Conversion Register (AD)] 003516

The A/D conversion register is a read-only register that contains the result of an A/D conversion. When reading this register during an A/D conversion, the previous conversion result is read.

After power on or system is released from reset, the value is undefined

[A/D Control Register (ADCON)] 003416

The A/D control register controls the A/D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 signals the completion of an A/D conversion. The value of this bit remains at "0" during an A/D conversion, then changes to "1" when the A/D conversion is completed. Writing "0" to this bit starts the A/D conversion. Bit 4 enables the ADKEY function. Writing "1" to this bit enables the ADKEY function. When this function is set to be valid, the analog input pin selection bits are invalid. Also, when the bit 4 is "1", do not write "0" to bit 3 by program.

Resistor ladder

The resistor ladder divides the voltage between VCC and Vss by 256, and outputs the comparison voltages to the comparator.

Channel Selector

The channel selector selects one of the input ports AN7-AN0.

Comparator and Control Circuit

The comparator and control circuit compare an analog input voltage with the comparison voltage and store the result in the A/D conversion register. When an A/D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1".

The comparator is constructed linked to a capacitor. The conversion accuracy may be low because the charge is lost if the conversion speed is not enough.

Accordingly, set f(XIN) to at least 500kHz during A/D conversion in the middle- or high-speed mode.

Also, do not execute the STP and WIT instructions during the A/D

In the low-speed mode, since the A/D conversion is executed by the built-in self-oscillation circuit, the minimum value of f(XIN) frequency is not limited.




Fig. 25 Structure of A/D control register




Fig. 26 A/D converter block diagram

ADKEY Control Circuit

The ADKEY function is the function for A/D conversion of the "L" level analog input voltage input to the ADKEY pin automatically. This function can be used also in the state of STP and WIT.

ADKEY Selection

Two or more ADKEY pins can be selected by the low-order 4 bits of P4 data register.

If "L" level input to an ADKEY pin is detected, other bits are set to "0" and only the corresponding ADKEY selection bit is set to "1". As a result, the pin with "L" level input can be recognized.

ADKEY Enable

The ADKEY function is enabled by writing "1" to the ADKEY enable bit. Surely, in order to enable ADKEY functin, set "1" to the ADKEY enable bit, after selecting the ADKEY pin.

ADKEY becomes disabled automatically after the A/D conversion end by the ADKEY function. When the ADKEY enable bit of the A/D control register is "1", the analog input pin selection bits become invalid. Please do not write "0" in the AD conversion completion bit by the program during ADKEY enabled state.

[ADKEY Control Circuit]

The pins which performs A/D conversion is selected with the ranking of ADKEY0, ADKEY1, ADKEY2, and ADKEY3 when there is an "L" level input simultaneously to two or more valid ADKEY pins. In order to obtain a more exact conversion result, by the A/D conversion with ADKEY, execute the following;

- ① set the input to the ADKEY pin into a steep falling waveform,
- ② stabilize the input voltage within 8 clock cycle (1 μ s at f(XIN) = 8MHz) after the input voltage is under VIL, and
- ③ maintain the input voltage until the completion of the A/D conversion

The threshold voltage with an actual ADKEY pin is the voltage between ViH-ViL.

In order not to make ADKEY operation perform superfluously in a noise etc., in the state of the waiting for an input, set the voltage of an ADKEY pin to VIH (0.9Vcc) or more.

When the following operations are performed, the A/D conversion operation cannot be guaranteed.

- When the CPU mode register is operated during A/D conversion operation.
- When the AD conversion control register is operated during A/D conversion operation,
- When STP or WIT instructin is executed during A/D conversion operation.
- When the ADKEY pin selection bit is operated during A/D conversion operation at selecting ADKEY function, and
- Return operation by reset, STOP or WIT under A/D conversion operation at selecting ADKEY function is performed.




Fig. 27 Structure of ADKEY pin selection bits

Definition of A/D converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 28).

- · Relative accuracy
- ① Zero transition voltage (VoT)

This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."

② Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A/D conversion output data changes from "255" to "254."

3 Linearity error

This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.

④ Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

· Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VREF (VCC in 38C1 Group) of actual A/D conversion characteristics.

Vn: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 254)

• 1LSB at relative accuracy
$$\rightarrow \frac{VFST-V0T}{254}$$
 (V)

• 1LSB at absolute accuracy
$$\rightarrow \frac{\text{VREF}^*}{256}$$
 (V)

* VREF = VCC in the 38C1 Group.




Fig. 28 Definition of A/D conversion accuracy

LCD DRIVE CONTROL CIRCUIT

The 38C1 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- LCD display register
- •Segment output enable register
- •LCD mode register
- Selector
- Timing controller
- Common driver
- Segment driver
- Bias control circuit

A maximum of 25 segment output pins and 4 common output pins can be used.

Up to 100 pixels can be controlled for LCD display. When the LCD enable bit is set to "1" after data is set in the LCD mode register,

the segment output enable register and the LCD display register, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 7. Maximum number of display pixels at each duty ratio

Duty ratio	Maximum number of display pixel
1	25 dots
	or 8 segment LCD 3 digits
2	50 dots
	or 8 segment LCD 6 digits
3	75 dots
	or 8 segment LCD 9 digits
4	100 dots
	or 8 segment LCD 12 digits




Fig. 29 Structure of segment output enable register and LCD mode register




Fig. 30 Block diagram of LCD controller/driver

Bias Control and Applied Voltage to LCD Power Input Pins

To the LCD power input pins (VL1-VL3), apply the voltage shown in Table 8 according to the bias value.

Select a bias value by the bias control bit (bit 2 of the LCD mode register).

Common Pin and Duty Ratio Control

The common pins (COMo-COM3) to be used are determined by duty ratio.

Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register).

When the LCD enable bit is "0", the output of COM0-COM3 is "L" level.

Table 8. Bias control and applied voltage to VL1-VL3

Bias value	Voltage value			
1/3 bias	VL3=VLCD			
	VL2=2/3 VLCD			
	VL1=1/3 VLCD			
1/2 bias	VL3=VLCD			
	VL2=VL1=1/2 VLCD			
1/1 bias	VL3=VLCD			
(static)	VL2=VL1=1/2 VSS			

Note: VLCD is the maximum value of supplied voltage for the LCD panel.

Table 9. Duty ratio control and common pins used

Duty	Duty ratio s	election bits	Common pins used			
ratio	Bit 1	Bit 0	Common pins useu			
1	0	0	COMo (Note 1)			
2	0	1	COMo, COM1 (Note 2)			
3	1	0	COM0-COM2 (Note 3)			
4	1	1	COM0-COM3			

Notes 1: Set COM1, COM2 and COM3 to be open.

2: Set COM2 and COM3 to be open.

3: Set COM3 to be open.




Fig. 31 Example of circuit at each bias

LCD Display register

Address 001016 to 001C16 is the LCD display register. When "1" are written to these addresses, the corresponding segments of the LCD display panel are turned on.

$$f(LCDCK) = \frac{(frequency of count source for LCDCK)}{(divider division ratio for LCD)}$$
 Frame frequency=
$$\frac{f(LCDCK)}{duty \ ratio}$$

LCD Drive Timing

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

Bits Address	7	6	5	4	3	2	1	0
001016		SE	G ₁	!	SEG ₀			
001116	SEG₃				SEG ₂			
001216	SEG₅				SEG ₄			
001316	SEG ₇				SEG ₆			
001416	SEG ₉				SEG ₈			
001516		SE	G11		SEG ₁₀			
001616		SE	G 13		SEG ₁₂			
001716	SEG ₁₅				SEG ₁₄			
001816	SEG ₁₇				SEG ₁₆			
001916	SEG ₁₉				SEG ₁₈			
001A ₁₆	SEG ₂₁				SEG ₂₀			
001B ₁₆	SEG ₂₃				SEG22			
001C ₁₆	_				SEG ₂₄			
	сомз	COM2	COM1	COM0	СОМЗ	COM2	COM1	СОМО

Fig. 32 LCD display register map




Fig. 33 LCD drive waveform (1/2 bias, 1/1 bias)




Fig. 34 LCD drive waveform (1/3 bias)

OTHER FUNCTION REGISTERS

● ¢ clock output function

The internal clock φ can be output from port P63 by setting the φ output control register.

At ϕ clock output, set "1" to the bit 3 of the port P6 direction register




Fig. 35 Structure of clock output control register

• Temporary data register

The temporary data register (addresses 002C16 to 002E16) is the 8-bit register and does not have the control function. It can be used to store data temporarily. It is initialized after reset.

RRF register

The RRF register (address 002F16) is the 8-bit register and does not have the control function.

As for the value written in this register, high-order 4 bits and low-order 4 bits interchange.

It is initialized after reset.




Fig. 36 Structure of temporary data register, RRF register

RESET CIRCUIT

To reset the microcomputer, $\overline{\text{RESET}}$ pin should be held at an "L" level for 2 µs or more. Then the $\overline{\text{RESET}}$ pin is returned to an "H" level (the power source voltage should be between Vcc(min.) and 5.5 V), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.2 Vcc for Vcc of Vcc (min.).




Fig. 37 Example of reset circuit




Fig. 38 Reset Sequence

(1) Port P2 direction register 000516 0016 (2) Port P3 direction register 000716 00016 (3) Port P4 direction register 000916 0016 (4) Port P5 direction register 000B16 0016 (5) Port P6 direction register 000D16 0016 (6) Serial I/O control register 001D16 0016 (7) Timer X (low) 002016 FF16 (8) Timer Y (high) 002116 FF16 (10) Timer Y (high) 002316 FF16 (11) Timer 1 002416 1016 (12) Timer 2 002516 FF16 (13) Timer 3 002616 FF16 (14) Timer X mode register 002716 0016 (15) Timer Y mode register 002816 0016 (16) Timer Y (now) 002616 FF16 (17) Timer Y mode register 002816 0016 (18) Timer Y mode register 002816 0016 (19) Timer Y mode register 002816 0016 (17) \$\phi\$ output control register 002A16 0016 (18) Temporary data register 1 002D16 0016 (19) Temporary data register 2 002E16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 003316 0716 (22) PULL register 003416 0816 (23) A/D control register 003816 0016 (24) Segment output enable register 003816 0016 (25) LCD partic parity in the property on the property of th
(3) Port P4 direction register 000916 0016 0016 (4) Port P5 direction register 000B16 0016 0016 (5) Port P6 direction register 000D16 0016 0016 (6) Serial I/O control register 001D16 0016 (7) Timer X (low) 002016 FF16 (8) Timer X (high) 002116 FF16 (9) Timer Y (low) 002216 FF16 (10) Timer Y (high) 002316 FF16 (11) Timer 1 002416 1016 (12) Timer 2 002516 FF16 (13) Timer 3 002616 FF16 (14) Timer X mode register 002716 0016 (15) Timer Y mode register 002816 0016 (16) Timer 123 mode register 002816 0016 (17) \$\phi\$ output control register 002A16 0016 (18) Temporary data register 1 002D16 0016 (19) Temporary data register 2 002E16 0016 (20) Temporary data register 2 002E16 0016 (22) PULL register 003316 0716 (23) A/D control register 003816 0016 (24) Segment output enable register 003816 0016
(4) Port P5 direction register 000B16 0016 (5) Port P6 direction register 000D16 0016 (6) Serial I/O control register 001D16 0016 (7) Timer X (low) 002016 FF16 (8) Timer X (high) 002116 FF16 (9) Timer Y (low) 002216 FF16 (10) Timer Y (high) 002316 FF16 (11) Timer 1 002416 1016 (12) Timer 2 002516 FF16 (13) Timer 3 002616 FF16 (14) Timer X mode register 002716 0016 (15) Timer Y mode register 002816 0016 (16) Timer 123 mode register 002816 0016 (17) \$\phi\$ output control register 002A16 0016 (18) Temporary data register 1 002D16 0016 (19) Temporary data register 2 002E16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 003316 0716 (22) PULL register 003416 0816 (24) Segment output enable register 003816 0016
(5) Port P6 direction register
(5) Port P6 direction register 000D16 0016 (6) Serial I/O control register 001D16 0016 (7) Timer X (low) 002016 FF16 (8) Timer X (high) 002116 FF16 (9) Timer Y (low) 002216 FF16 (10) Timer Y (high) 002316 FF16 (11) Timer 1 002416 1016 (12) Timer 2 002516 FF16 (13) Timer 3 002616 FF16 (14) Timer X mode register 002716 0016 (15) Timer Y mode register 002816 0016 (16) Timer 123 mode register 002916 0016 (17) \$\phi\$ output control register 002C16 0016 (18) Temporary data register 1 002D16 0016 (19) Temporary data register 2 002E16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 00316 0016 (22) PULL register 003416 0016 (23) A/D control register 003816 0016 (24) Segment output enable register 003816 0016
(7) Timer X (low) 002016 FF16 (8) Timer X (high) 002116 FF16 (9) Timer Y (low) 002216 FF16 (10) Timer Y (high) 002316 FF16 (11) Timer 1 002416 1016 (12) Timer 2 002516 FF16 (13) Timer 3 002616 FF16 (14) Timer X mode register 002716 0016 (15) Timer Y mode register 002816 0016 (16) Timer 123 mode register 002816 0016 (17) \$\phi\$ output control register 002A16 0016 (18) Temporary data register 0 002C16 0016 (19) Temporary data register 1 002D16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003816 0016
(8) Timer X (high) 002116 FF16 (9) Timer Y (low) 002216 FF16 (10) Timer Y (high) 002316 FF16 (11) Timer 1 002416 1016 (12) Timer 2 002516 FF16 (13) Timer 3 002616 FF16 (14) Timer X mode register 002716 0016 (15) Timer Y mode register 002816 0016 (16) Timer 123 mode register 002916 0016 (17) \$\phi\$ output control register 002A16 0016 (18) Temporary data register 1 002D16 0016 (19) Temporary data register 2 002E16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003816 0016
(8) Timer X (high) 002116 FF16 (9) Timer Y (low) 002216 FF16 (10) Timer Y (high) 002316 FF16 (11) Timer 1 002416 1016 (12) Timer 2 002516 FF16 (13) Timer 3 002616 FF16 (14) Timer X mode register 002716 0016 (15) Timer Y mode register 002816 0016 (16) Timer 123 mode register 002916 0016 (17) \$\phi\$ output control register 002A16 0016 (18) Temporary data register 1 002D16 0016 (19) Temporary data register 2 002E16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003816 0016
(9) Timer Y (low) 002216 FF16 (10) Timer Y (high) 002316 FF16 (11) Timer 1 002416 1016 (12) Timer 2 002516 FF16 (13) Timer 3 002616 FF16 (14) Timer X mode register 002716 0016 (15) Timer Y mode register 002816 0016 (16) Timer 123 mode register 002916 0016 (17) \$\phi\$ output control register 002A16 0016 (18) Temporary data register 0 002C16 0016 (19) Temporary data register 1 002D16 0016 (19) Temporary data register 2 002E16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(10) Timer Y (high) 002316 FF16 (11) Timer 1 002416 1016 (12) Timer 2 002516 FF16 (13) Timer 3 002616 FF16 (14) Timer X mode register 002716 0016 (15) Timer Y mode register 002816 0016 (16) Timer 123 mode register 002916 0016 (17) \$\phi\$ output control register 002A16 0016 (18) Temporary data register 0 002C16 0016 (19) Temporary data register 1 002D16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(11) Timer 1 002416 1016 (12) Timer 2 002516 FF16 (13) Timer 3 002616 FF16 (14) Timer X mode register 002716 0016 (15) Timer Y mode register 002816 0016 (16) Timer 123 mode register 002916 0016 (17) \$\phi\$ output control register 002A16 0016 (18) Temporary data register 0 002C16 0016 (19) Temporary data register 1 002D16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003816 0816
(12) Timer 2 002516 FF16 (13) Timer 3 002616 FF16 (14) Timer X mode register 002716 0016 (15) Timer Y mode register 002816 0016 (16) Timer 123 mode register 002916 0016 (17) \$\phi\$ output control register 002A16 0016 (18) Temporary data register 0 002C16 0016 (19) Temporary data register 1 002D16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(14) Timer X mode register 002716 0016 (15) Timer Y mode register 002816 0016 (16) Timer 123 mode register 002916 0016 (17) \$\phi\$ output control register 002A16 0016 (18) Temporary data register 0 002C16 0016 (19) Temporary data register 1 002D16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(14) Timer X mode register 002716 0016 (15) Timer Y mode register 002816 0016 (16) Timer 123 mode register 002916 0016 (17) φ output control register 002A16 0016 (18) Temporary data register 0 002C16 0016 (19) Temporary data register 1 002D16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(15) Timer Y mode register 002816 0016 (16) Timer 123 mode register 002916 0016 (17) φ output control register 002A16 0016 (18) Temporary data register 0 002C16 0016 (19) Temporary data register 1 002D16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(16) Timer 123 mode register 002916 0016 (17) φ output control register 002A16 0016 (18) Temporary data register 0 002C16 0016 (19) Temporary data register 1 002D16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(17) φ output control register 002A16 0016 (18) Temporary data register 0 002C16 0016 (19) Temporary data register 1 002D16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(18) Temporary data register 0 002C16 0016 (19) Temporary data register 1 002D16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(19) Temporary data register 1 002D16 0016 (20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(20) Temporary data register 2 002E16 0016 (21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(21) RRF register 002F16 0016 (22) PULL register 003316 0716 (23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(22) PULL register 003316 0716 (23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(23) A/D control register 003416 0816 (24) Segment output enable register 003816 0016
(24) Segment output enable register 003816 0016
(25) LCD mode register 003916 0016
(26) Interrupt edge selection register 003A ₁₆ 00 ₁₆
(27) CPU mode register 003B16 6816
(28) Interrupt request register 1 003C16 0016
(29) Interrupt request register 2 003D16 0016
(30) Interrupt control register 1 003E16 0016
(31) Interrupt control register 2 003F ₁₆ 0016
(22) B
(33) Program counter (PCH) Contents of address FFFD16
(PCL) Contents of address FFFC ₁₆

Fig. 39 Internal state of microcomputer immediately after reset

CLOCK GENERATING CIRCUIT

The oscillation circuit of 38C1 group can be formed by connecting an oscillator, capacitor and resistor between XIN and XOUT (XCIN and XCOUT). To supply a clock signal externally, input it to the XIN pin and make the XOUT pin open. The clocks that are externally generated cannot be directly input to XCIN. Use the circuit constants in accordance with the oscillator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, a 10 $M\Omega$ external feed-back resistor is needed between XCIN and XCOUT. Immediately after reset is released, only the on-chip oscillator starts oscillating, XIN -XOUT oscillation stops oscillating, and XCIN and XCOUT pins function as I/O ports.

Operation mode (1) On-chip oscillator mode

The internal clock $\boldsymbol{\phi}$ is the on-chip oscillator oscillation divided by $\boldsymbol{\epsilon}$

(2) Middle-speed mode

The internal clock ϕ is the frequency of XIN divided by 8.

(3) High-speed mode

The internal clock ϕ is half the frequency of XIN.

(4) Low-speed mode

The internal clock ϕ is half the frequency of XCIN.

After reset release and when system returns from the stop mode, the on-chip oscillator mode is selected.

Refer to the clock state transition diagram for the setting of transition to each mode.

The XIN–XOUT oscillation is controlled by the bit 5 of CPUM, and the sub-clock oscillation is controlled by the bit 4 of CPUM. When the mode is switched to the on-chip oscillator mode, set the bit 3 of CPUM to "1".

In the on-chip oscillator mode, the oscillation by the oscillator can be stopped. In the low-speed mode, the power consumption can be reduced by stopping the XIN–XOUT oscillation.

When the mode is switched from the on-chip oscillator mode to the low-speed mode, the on-chip oscillator is stopped.

Set enough time for oscillation to stabilize by programming to restart the stopped oscillation and switch the operation mode. Also, set enough time for oscillation to stabilize by programming to switch the timer count source .

Note: If you switch the mode between on-chip oscillator mode, middle/high-speed mode and low-speed mode, stabilize both XIN and XCIN oscillations. Especially be careful immediately after power-on and at returning from stop mode. Refer to the clock state transition diagram for the setting of transition to each mode. Set the frequency in the condition that f(XIN) > 3•f(XCIN).

When the middle- and high-speed mode are not used (XIN-XOUT oscillation and external clock input are not performed), connect XIN to VCC through a resistor.

Oscillation Control

(1) Stop mode

Set the timer 1 interrupt enable bit to disabled ("0") before executing the STP instruction. If the STP instruction is executed, the internal clock ϕ stops at an "H" level, and main clock, on-chip oscillator and sub-clock oscillators stop.

In this time, "1016" is set to timer 1 and the on-chip oscillator is connected forcibly for the system clock and the timer 1 count source. Also, the bits of the timer 123 mode register except bit 4 are cleared to "0".

When an external interrupt is received, the clock oscillated before stop mode and the on-chip oscillator start oscillating.

However, bit 3 of CPUM is set to "1" forcibly and system returns to the on-chip oscillator mode.

Tthe internal clock ϕ is supplied to the CPU after timer 1 underflows. However, when the system clock is switched from the on-chip oscillator to main clock and sub-clock, generate the wait time enough for oscillation stabilizing by program.

(2) Wait mode

If the WIT instruction is executed, only the internal clock ϕ stops at an "H" level. The states of main clock, on-chip oscillator and subclock are the same as the state before the executing the WIT instruction and the oscillation does not stop. Since the internal clock φ restarts when an interrupt is received, the instruction is executed immediately.




Fig. 40 Oscillator circuit example




Fig. 41 External clock input circuit





Fig. 42 Clock generating circuit block diagram



Notes 1: Switch the mode by the arrows shown between the mode blocks.

The all modes can be switched to the stop mode or the wait mode.

- **2:** Timer and LCD operate in the wait mode. System is returned to the source mode when the wait mode is ended.
- **3:** CM4, CM5 and CM6 are retained in the stop mode. System is returned to the on-chip oscillator mode (CM3=1, CM7=0).
- **4:** When the stop mode is ended, set the oscillation stabilizing wait time in the on-chip oscillator mode.
- 5: When the stop mode is ended, set the initial value to CM6 (CM6=1).
- 6: Execute the transition after the oscillation used in the destination mode is stabilized.
- 7: When system goes to on-chip oscillator mode, the oscillation stabilizing wait time is not needed.
- 8: Do not go to the high-speed mode from the on-chip oscillator mode.
- 9: Write the proper values for destination mode beforehand.
- **10:** The example assumes that 8 MHz is being applied to the XIN pin and 32 kHz to the XCIN pin. f(ROSC) indicates the oscillation frequency of on-chip oscillator.

Fig. 43 State transitions of system clock

NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution.

In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupt

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n + 1).

Multiplication and Division Instructions

The index mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read.

The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text{SRDY}}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text{SRDY}}$ output enable bit to "1"

In serial I/O, the SOUT pin goes to high impedance state after transmission is completed.

A/D Converter

The comparator is constructed linked to a capacitor. The conversion accuracy may be low because the charge is lost if the conversion speed is not enough.

Accordingly, set f(XIN) to at least 500kHz during A/D conversion in the middle- or high-speed mode.

Also, do not execute the STP or WIT instruction during an A/D conversion.

In the low-speed mode, since the A/D conversion is executed by the built-in self-oscillation circuit, the minimum value of f(XIN) frequency is not limited.

Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the XIN frequency.

NOTES ON USE VL3 pin

When LCD drive control circuit is not used, connect VL3 to VCC.

Countermeasures against noise

- (1) Shortest wiring length
- Wiring for RESET pin
 Make the length of wiring which is connected to the RESET pin
 as short as possible. Especially, connect a capacitor across the

RESET pin and the Vss pin with the shortest possible wiring (within 20mm).

Reason

The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 44 Wiring for the RESET pin

- 2 Wiring for clock input/output pins
 - Make the length of wiring which is connected to clock I/O pins as short as possible.
 - Make the length of wiring (within 20 mm) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
 - Separate the Vss pattern only for oscillation from other Vss patterns.

Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.




Fig. 45 Wiring for clock I/O pins

- (2) Connection of bypass capacitor across Vss line and Vcc line In order to stabilize the system operation and avoid the latch-up, connect an approximately 0.1 μ F bypass capacitor across the Vss line and the Vcc line as follows:
- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.




Fig. 46 Bypass capacitor across the Vss line and the Vcc line

(3) Oscillator concerns

In order to obtain the stabilized operation clock on the user system and its condition, contact the oscillator manufacturer and select the oscillator and oscillation circuit constants. Be careful especially when range of voltage or/and temperature is wide.

Also, take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

① Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.

② Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 47 Wiring for a large current signal line/Wiring of signal lines where potential levels change frequently

(4) Analog input

The analog input pin is connected to the capacitor of a voltage comparator. Accordingly, sufficient accuracy may not be obtained by the charge/discharge current at the time of A/D conversion when the analog signal source of high-impedance is connected to an analog input pin. In order to obtain the A/D conversion result stabilized more, please lower the impedance of an analog signal source, or add the smoothing capacitor to an analog input pin.

(5) Difference of memory type and size

When Mask ROM and PROM version and memory size differ in one group, actual values such as an electrical characteristics, A/D conversion accuracy, and the amount of -proof of noise incorrect operation may differ from the ideal values.

When these products are used switching, perform system evaluation for each product of every after confirming product specification.

(6) Wiring to VPP pin of One Time PROM version

Connect an approximately 5 k Ω resistor to the VPP pin the shortest possible in series and also to the Vss pin.

Note: Even when a circuit which included an approximately 5 k Ω resistor is used in the Mask ROM version, the microcomputer operates correctly.

Reason

The VPP pin of the One Time PROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the built-in PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.




Fig. 48 Wiring for the VPP pin of One Time PROM

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- 1.Mask ROM Order Confirmation Form*
- 2.Mark Specification Form*
- 3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk
- *For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology" Homepage (http://www.renesas.com/en/rom/).

ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version (M38C13E6FP/HP) can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 10. Programming adapter

Package	Name of Programming Adapter
M38C13E6FP	PCA7438F-64A
M38C13E6HP	PCA7438H-64A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 49 is recommended to verify programming.




Fig. 49 Programming and testing of One Time PROM version

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Table 11 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage	All voltages are based on Vss.	-0.3 to 6.5	V
VI	Input voltage P00–P07, P20–P27, P30–P34, P44–P47, P50–P57, P60–P64	Output transistors are cut off.	-0.3 to Vcc+0.3	V
VI	Input voltage VL1		-0.3 to VL2	V
VI	Input voltage VL2		VL1 to VL3	V
VI	Input voltage VL3		VL2 to 6.5	V
VI	Input voltage RESET, XIN		-0.3 to Vcc+0.3	V
VI	Input voltage ANo-AN3		-0.3 to Vcc+0.3	V
Vı	Input voltage CNVss (Mask ROM version)		-0.3 to Vcc+0.3	V
VI	Input voltage CNVss (One Time PROM version)		-0.3 to 13	V
Vo	Output voltage P20–P27	At output port	-0.3 to Vcc+0.3	V
		At segment output	-0.3 to VL3+0.3	V
Vo	Output voltage P30–P34, P44–P47, P50–P57, P60–P64		-0.3 to Vcc+0.3	V
Vo	Output voltage SEG0-SEG24		-0.3 to VL3+0.3	V
Vo	Output voltage XouT		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Ta = 25°C	300	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

Recommended Operating Conditions

Table 12 Recommended operating conditions

(Vcc = 1.8 to 5.5 V (One Time PROM version: 2.2 to 5.5 V), Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter -				Unit		
Symbol		Farameter		Min.	Тур.	Max.	Offic
Vcc	Power source voltage	High-speed mode	f(XIN) ≤ 8 MHz	4.0	5.0	5.5	V
	(Note 1)		f(XIN) ≤ 6 MHz	3.0	5.0	5.5	V
	Mask ROM version	High-speed mode	f(XIN) ≤ 4 MHz	2.0	5.0	5.5	V
		Middle-speed mode	f(XIN) ≤ 8 MHz	2.0	5.0	5.5	V
			f(XIN) ≤ 6 MHz	1.8	5.0	5.5	V
		Low-speed, on-chip osci	llator operation mode	1.8	5.0	5.5	V
	One Time PROM version	High-speed mode	f(XIN) ≤ 4 MHz	2.5	5.0	5.5	V
		Middle-speed mode	f(XIN) ≤ 8 MHz	2.5	5.0	5.5	V
			f(XIN) ≤ 6 MHz	2.2	5.0	5.5	V
		Low-speed, on-chip osci	llator operation mode	2.2	5.0	5.5	V
	When oscillation starts	Mask ROM version	2.2	5.0	5.5	V	
	(Note 2)	(Note 2) One Time PROM version		2.5	5.0	5.5	V
Vss	Power source voltage				0		V
CNVss					0	0.2Vcc	V
VL3	LCD power source voltage			2.5			V
VIA	Analog input voltage ANo-	-AN7		Vss		Vcc	V
VIH	"H" input voltage P00-	P07, P20-P27, P44-P47,	P55, P57, P62-P64	0.7Vcc		Vcc	V
VIH	"H" input voltage P60,	P61 (CM4=0)		0.7Vcc		Vcc	V
VIH	"H" input voltage P30-	-P34, P50–P54, P56		0.8Vcc		Vcc	V
VIH	"H" input voltage RES	ET		0.8Vcc		Vcc	V
VIH	"H" input voltage XIN			0.8Vcc		Vcc	V
VIL	"L" input voltage P00-	P07, P20-P27, P44-P47	, P55, P57, P62–P64	0		0.3Vcc	V
VIL	"L" input voltage P60,	P61 (CM4=0)		0		0.3Vcc	V
VIL	"L" input voltage P30-	-P34, P50–P54, P56		0		0.2Vcc	V
VIL	"L" input voltage RES	ET		0		0.2Vcc	V
VIL	"L" input voltage XIN			0		0.2Vcc	V

Notes 1: When the A/D converter is used, refer to the recommended operating condition for A/D conversion.

^{2:} Oscillation start voltage and oscillation start time depend on the oscillator, the circuit constant and temperature. Especially, be careful that an oscillation start of the high-frequency oscillator may be difficult at low-voltage. Until the oscillation is stabilized, wait in the on-chip oscillator mode.

Table 13 Recommended operating conditions

(Vcc = 1.8 to 5.5 V (One Time PROM version: 2.2 to 5.5 V), Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			
Symbol	Falanetei	Min.	Тур.	Max.	Uni	
ΣIOH(peak)	"H" total peak output current (Note 1) P20–P27, P30–P34			-40	mA	
ΣIOH(peak)	"H" total peak output current (Note 1) P44–P47, P50–P57, P60–P64			-60	mA	
ΣIOL(peak)	"L" total peak output current (Note 1) P20-P27, P30-P34			80	mA	
ΣIOL(peak)	"L" total peak output current (Note 1) P44–P47, P50–P57, P60–P64			60	mA	
ΣIOH(avg)	"H" total average output current (Note 1) P20–P27, P30–P34			-20	mA	
ΣIOH(avg)	"H" total average output current (Note 1) P44–P47, P50–P57, P60–P64			-30	mA	
ΣIOL(avg)	"L" total average output current (Note 1) P20–P27, P30–P34			40	mA	
ΣIOL(avg)	"L" total average output current (Note 1) P44-P47, P50-P57, P60-P64			30	mA	
IOH(peak)	"H" peak output current (Note 2) P20-P27			-2	mA	
IOH(peak)	"H" peak output current (Note 2) P30–P34			-5	mA	
IOH(peak)	"H" peak output current (Note 2) P44–P47, P50–P57, P60–P64			-5	mA	
IOL(peak)	"L" peak output current (Note 2) P20–P27			5	mA	
IOL(peak)	"L" peak output current (Note 2) P30–P34			30	mA	
IOL(peak)	"L" peak output current (Note 2) P44–P47, P50–P57, P60–P64			10	mA	
IOH(avg)	"H" average output current (Note 3) P20-P27			-1.0	mA	
IOH(avg)	"H" average output current (Note 3) P30–P34			-2.5	mA	
IOH(avg)	"H" average output current (Note 3) P44–P47, P50–P57, P60–P64			-2.5	mA	
IOL(avg)	"L" average output current (Note 3) P20–P27			2.5	mA	
IOL(avg)	"L" average output current (Note 3) P30–P34			15	mA	
IOL(avg)	"L" average output current (Note 3) P44–P47, P50–P57, P60–P64			5	mA	

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

^{2:} The peak output current is the peak current flowing in each port.

^{3:} The average output current is average value measured over 100 ms.

Table 14 Recommended operating conditions

(Vcc = 1.8 to 5.5 V (One Time PROM version: 2.2 to 5.5 V), Ta = -20 to 85°C, unless otherwise noted)

Commelle ed	Dorometer	O a maltitle a		Linit		
Symbol	Parameter	Condition		Тур.	Max.	Unit
f(CNTR ₀)	Timer X and Timer Y	(4.0 V ≤ Vcc ≤ 5.5 V)			4.0	MHz
f(CNTR1)	Input frequency (duty cycle 50%)	(Mask ROM version: 2.0V ≤ Vcc ≤ 4.0 V)			Vcc	MHz
		(One Time PROM version: 3.0 V ≤ Vcc ≤ 4.0 V)				MHz
		(Mask ROM version: Vcc ≤ 2.0 V)			5XVcc-8	MHz
		(One Time PROM version: 2.5 V ≤ Vcc ≤ 3.0 V)			2XVcc-3	MHz
		(One Time PROM version: Vcc ≤ 2.5 V)			10XVcc-19	MHz
					3	
f(XIN)	Main clock input frequency	High-speed mode (4.0 V < Vcc ≤ 5.5 V)			8.0	MHz
	(duty cycle 50%)	High-speed mode			2XVcc	MHz
	(Note 1)	(Mask ROM version: 2.0V ≤ Vcc ≤ 4.0 V)				
		(One Time PROM version: 3.0 V ≤ Vcc ≤ 4.0 V)				
		High-speed mode			4XVcc-6	MHz
		(One Time PROM version: 2.5 V ≤ Vcc ≤ 3.0 V)				
		Middle-speed mode (Note 3) (Note 4)			8.0	MHz
		(Mask ROM version: 2.0 V ≤ Vcc ≤ 5.5 V)				
		(One Time PROM version: 2.5 V ≤ Vcc ≤ 5.5 V)				
		Middle-speed mode (Note 3) (Note 4)			6.0	MHz
f(XCIN)	Sub-clock input oscillation			32.768	80	kHz
	frequency (Note 2) (Note 4)					
	(duty cycle 50%)					

Notes 1: When the A/D converter is used, refer to the recommended operating condition for A/D conversion.

^{2:} When using the microcomputer in low-speed mode, set the clock input oscillation frequency on condition that f(Xcin) < f(Xin)/3.

^{3:} When the timer X count source selection bit is set to "1", as for the recommended operating condition of the main clock input frequency f(XIN), the rating value at the high-speed mode is applied.

^{4:} Oscillation start voltage and oscillation start time depend on the oscillator, the circuit constant and temperature. Especially, be careful that an oscillation start of the high-frequency oscillator may be difficult at low-voltage. Until the oscillation is stabilized, wait in the on-chip oscillator mode.

Electrical Characteristics

Table 15 Electrical characteristics

(Vcc = 4.0 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions			Unit	
			Min.	Тур.	Max.	
Vон	"H" output voltage	IOH = -1.0 mA	Vcc-2.0			V
	P20-P27	IOH = -0.2 mA	Vcc-0.8			V
		VCC = 1.8 to 5.5 V (Note)				
Vон	"H" output voltage	IOH = -2.5 mA	Vcc-2.0			V
	P30-P34, P44-P47, P50-P57, P60-P64	IOH = -0.5 mA	Vcc-0.8			V
		VCC = 1.8 to 5.5 V (Note)				
Vol	"L" output voltage	IOL = 2.5 mA			2.0	V
	P20-P27	IOL = 0.5 mA			0.8	V
		VCC = 1.8 to 5.5 V (Note)				
Vol	"L" output voltage	IOL = 5 mA			2.0	V
	P44–P47, P50–P57, P60–P64	IOL = 1 mA			0.8	V
		VCC = 1.8 to 5.5 V (Note)				
Vol	"L" output voltage	IOL = 15 mA			2.0	V
	P30-P34	IOL = 3 mA			0.8	V
		VCC = 1.8 to 5.5 V (Note)				
VT+-VT-	Hysteresis			0.5		V
	INTo, INT1, CNTRo, CNTR1, P30-P34					
VT+-VT-	Hysteresis Sclk, Sin			0.5		V
VT+-VT-	Hysteresis RESET			0.5		V
lін	"H" input current	VI = VCC			5.0	μΑ
	P30-P34, P44-P47,					
	P50-P57, P60-P64					
Іін	"H" input current P00-P07, P20-P27	VI = VSS			5.0	μА
		Pull-down "OFF"				
		Vcc = 5.0 V, VI = Vcc	60	120	240	μΑ
		Pull-down "ON"				
		Vcc = 3.0 V, VI = Vcc	25	50	100	μА
		Pull-down "ON"				'
lін	"H" input current RESET, ANo-AN3	VI = VCC			5.0	μΑ
lін	"H" input current XIN	VI = VCC		4.0		μA
lıL	"L" input current P00-P07, P20-P27	VI = VSS			-5.0	μA
lı∟	"L" input current	VI = VSS			-5.0	μA
	P30–P34, P44–P47,	Pull-up "OFF"				"
	P50-P57, P60-P64	Vcc = 5.0 V, VI = Vss	-60	-120	-240	μА
		Pull-up "ON"				
		Vcc = 3.0 V, VI = Vss	-25	-50	-100	μА
		Pull-up "ON"				, ,,,
liL	"L" input current RESET, CNVss, AN0-AN3	VI = VSS			-5.0	μА
lil.	"L" input current XIN	VI = VSS		-4.0	3.0	μΑ
VRAM	RAM hold voltage (Mask ROM version)	At clock stop	1.8		5.5	V
- 10 1141	RAM hold voltage (Mask Now Version)	At clock stop	2.2		5.5	V
Rosc	On-chip oscillator oscillation frequency	Vcc = 5.0 V, Ta = 25 °C	2500	5000	7500	kHz

Note: One Time PROM version: 2.2 to 5.5 V.

Table 16 Electrical characteristics

 $(Vcc = 1.8 \text{ to } 5.5 \text{ V} \text{ (One Time PROM version: } 2.2 \text{ to } 5.5 \text{ V}), Ta = -20 \text{ to } 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors "OFF", AD converter transitions (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors "OFF", AD converter transitions (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors "OFF", AD converter transitions (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors "OFF", AD converter transitions (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20 to 85^{\circ}\text{C}, f(Xcin) = 32.768 \text{ kHz}, output transistors (Vcc = 1.8 to 5.5 V), Ta = -20$

ا - حامصر،	Dorosata	otherwise noted) eter Test conditions			Limits			
ymbol	Parameter		lest coi	nditions	Min.	Тур.	Max.	Unit
СС	Power	High-speed	Vcc = 5 V	f(XIN) = 8 MHz		3.0	6.0	mA
	source	mode	Mask ROM	f(XIN) = 8 MHz (in WIT state)		0.8	1.6	mA
	current		version	f(XIN) = 4 MHz		1.5	3.0	mA
			Vcc = 5 V	f(XIN) = 8 MHz		4.7	9.4	mA
			One Time PROM	f(XIN) = 8 MHz (in WIT state)		0.9	1.8	mA
			version	f(XIN) = 4 MHz		2.5	5.0	mA
			Vcc = 2.5 V	f(XIN) = 4 MHz		0.6	1.2	mA
			Mask ROM	f(XIN) = 4 MHz (in WIT state)		0.3	0.6	mA
			version	f(XIN) = 2 MHz		0.4	0.8	mA
			Vcc = 2.5 V	f(XIN) = 4 MHz		0.9	1.8	mA
			One Time PROM	f(XIN) = 4 MHz (in WIT state)		0.3	0.6	mA
			version	f(XIN) = 2 MHz		0.6	1.2	mA
		Middle-speed	Vcc = 5 V	f(XIN) = 8 MHz		1.2	2.4	mA
		mode	Mask ROM	f(XIN) = 8 MHz (in WIT state)		0.8	1.6	mA
			version	f(XIN) = 4 MHz		0.8	1.6	m/
			Vcc = 5 V	f(XIN) = 8 MHz		1.8	3.6	m/
			One Time PROM	f(XIN) = 8 MHz (in WIT state)		0.9	1.8	mA
			version	f(XIN) = 4 MHz		1.0	2.0	m/
			Vcc = 2.5 V	f(XIN) = 8 MHz		0.5	1.0	m/
			Mask ROM	f(XIN) = 8 MHz (in WIT state)		0.3	0.6	m/
			version	f(XIN) = 4 MHz		0.3	0.6	m/
			Vcc = 2.5 V	f(XIN) = 8 MHz		0.7	1.4	m/
			One Time PROM	f(XIN) = 8 MHz (in WIT state)		0.4	0.8	m/
			version	f(XIN) = 4 MHz		0.4	0.8	m/
		Low-speed	Vcc = 5 V	f(XIN) = stop		13	26	μА
		mode	Mask ROM	WIT instruction executed		5.5	11	μΑ
			version					"
			Vcc = 5 V	f(XIN) = stop		19	38	μА
			One Time PROM	· , , .		6.5	13	μΑ
			version					
			Vcc = 2.5 V	f(XIN) = stop		7.0	14	μА
			Mask ROM	WIT instruction executed		3.5	7.0	μΑ
			version	The mondeness executed		0.0		ļ ,
			Vcc = 2.5 V	f(XIN) = stop		10	20	μА
				WIT instruction executed		3.5	7	μΑ
			version	The mondeness executed		0.0	•	ļ ,
		On-chip oscilla		Vcc = 5 V		600	1200	μА
		f(XCIN) = stop		Vcc = 2.5 V		90	270	μΑ
		(710)		Vcc = 2.5 V (in WIT state)		30	90	μΑ
		All oscillations	stop	Ta = 25 °C		0.1	1.0	μΑ
		(STP instruction		Ta = 85 °C		J.1	10	μΑ
		Current increa	· · · · · · · · · · · · · · · · · · ·	f(XIN) = 8 MHz, VCC = 5 V		0.5		m/
			erter is operating	at middle-, high-speed mode		0.0		'''
		WHOTI AD COTT	citor is operating	f(XIN) = stop, Vcc = 5 V		0.5		m/
				at on-chip oscillator operation mode		0.5		'''
				f(XIN) = stop, VCC = 5 V		0.4		mA
	1			$I(\Lambda N) = S(OP), VCC = OV$		0.4		111/4

A/D Converter Characteristics

Table 17 A/D converter recommended operating condition

(Vcc = 2.0 to 5.5 V (One Time PROM version: 2.2 to 5.5 V), Ta = -20 to 85°C, unless otherwise noted)

Cumbal	Doromotor	Con	ditions		Lin	nits	Unit
Symbol	Parameter	Conc	altions	Min.	Тур.	Max.	Onit
VDD	Power source voltage	Mask ROM version		2.0	5.0	5.5	V
		One Time PROM version	2.2	5.0	5.5	V	
ViH	"H" input voltage					Vcc	V
	ADKEY0-ADKEY3						
VIL	"L" input voltage	nput voltage				0.7VccX-0.5	V
	ADKEY0-ADKEY3						
f(XIN)	AD converter control clock	Mask ROM version	Vcc ≤ 2.2 V			20XVcc-38	MHz
	(low-speed mode and on-		2.2 < VCC ≤ 2.5 V			20XVcc-26	
	chip oscillator mode					3	
	excluded)	One Time PROM version	Vcc ≤ 2.5 V			40XVcc-82	MHz
						3	
			2.5 < VCC ≤ 2.7 V			10XVcc-19	
		Mask ROM version	2.5 < VCC ≤ 5.5 V			8.0	MHz
		One Time PROM version	2.7 < VCC ≤ 5.5 V				

Table 18 A/D converter characteristics

(Vcc = 2.0 to 5.5 V (One Time PROM version: 2.2 to 5.5 V), Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
Syllibol	Farameter	lest conditions		Тур.	Max.	01111
_	Resolution				8	BIT
LIN	Linearity error	Ta = 25 °C, 2.5 ≤ Vcc ≤ 5.5 V			±1	LSB
DIF	Differential non-linearity error	Ta = 25 °C, 2.5 ≤ Vcc ≤ 5.5 V			±0.9	LSB
V0T	Zero transition voltage	Vcc = 5.12 V, Ta = 25 °C	0	20	50	mV
		Vcc = 2.56 V, Ta = 25 °C	0	10	25	mV
VFST	Full-scale transition voltage	Vcc = 5.12 V, Ta = 25 °C	5070	5100	5120	mV
		Vcc = 2.56 V, Ta = 25 °C	2535	2550	2560	mV
ABS	Absolute accuracy	$2.2 < Vcc \le 5.5 \text{ V } (2.7 < Vcc \le 5.5 \text{ V for One Time PROM version}),$			±2	LSB
	(quantification error excluded)	$f(XIN) \le 8.0$ MHz, or low-speed or on-chip oscillator mode				
		$2.2 < VCC \le 2.5 \text{ V } (2.5 < VCC \le 2.7 \text{ V for One Time PROM version}),$			±2	LSB
		$f(XIN) \le 2.0$ MHz, or low-speed or on-chip oscillator mode				
		2.2 ≤ VCC < 2.3 V for One Time PROM version			±5	LSB
		Low-speed or on-chip oscillator mode excluded				
		Condition except above			±3	LSB
Tconv	Conversion time (Note)		106		109	tc(\phiAD)
liA	Analog input current				±5	μΑ

 $\textbf{Note:} \ \ \text{The operation clock is XIN in the middle- or high-speed mode, or the on-chip oscillator in the other modes.}$

When the A/D conversion is executed in the middle- or high-speed mode, set $f(XIN) \ge 500 \text{ kHz}$.

tc(ϕ AD): One cycle of control clock for A/D converter. XIN input is used in the middel- or high-speed mode, and on-chip oscillator is used in the low- or on-chip oscillator mode for the control clock.

Timing Requirements And Switching Characteristics

Table 19 Timing requirements 1

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Comme la mil	Darameter		Unit			
Symbol	Parameter		Тур.	Max.		
tw(RESET)	Reset input "L" pulse width	2			μs	
tc(XIN)	Main clock input cycle time (XIN input)	125			ns	
twH(XIN)	Main clock input "H" pulse width	50			ns	
twL(XIN)	Main clock input "L" pulse width	50			ns	
tc(CNTR)	CNTR ₀ , CNTR ₁ input cycle time	250			ns	
twH(CNTR)	CNTR ₀ , CNTR ₁ input "H" pulse width	105			ns	
twL(CNTR)	CNTRo, CNTR1 input "L" pulse width	105			ns	
twH(INT)	INTo, INT1 input "H" pulse width	80			ns	
twL(INT)	INTo, INT1 input "L" pulse width	80			ns	
tc(SCLK)	Serial I/O clock input cycle time	1000			ns	
twH(SCLK)	Serial I/O clock input "H" pulse width	400			ns	
twL(SCLK)	Serial I/O clock input "L" pulse width	400			ns	
tsu(SIN-SCLK)	Serial I/O input setup time	200			ns	
th(SCLK-SIN)					ns	

Table 20 Timing requirements 2

 $(Vcc = 1.8 \text{ to } 4.0 \text{ V } (2.2 \text{ to } 4.0 \text{ V for One Time PROM version}), Vss = 0 \text{ V}, Ta = -20 \text{ to } 85^{\circ}\text{C}, unless otherwise noted})$

0 1 1		Limits				
Symbol		Min.	Тур.	Max.	Unit	
tw(RESET)	Reset input "L" pulse v	Reset input "L" pulse width				μs
tc(XIN)	Main clock input	2.0 V (One Time PROM version: 2.5 V) $$ V cc $$ 4.0 V	125			ns
	cycle time (XIN input)	Vcc 2.0 V (One Time PROM version: 2.5 V)	166			ns
twH(XIN)	Main clock input	2.0 V (One Time PROM version: 2.5 V) $$ V cc $$ 4.0 V	50			ns
	"H" pulse width	Vcc 2.0 V (One Time PROM version: 2.5 V)	70			ns
twL(XIN)	Main clock input	2.0 V (One Time PROM version: 2.5 V) $$ V cc $$ 4.0 V	50			ns
	"L" pulse width	Vcc 2.0 V (One Time PROM version: 2.5 V)	70			ns
tc(CNTR)	CNTR ₀ , CNTR ₁ input	2.0 V (One Time PROM version: 2.5 V) $$ V cc $$ 4.0 V	1000/Vcc			ns
	cycle time	Vcc 2.0 V (One Time PROM version: 2.5 V)	1000/(5XVcc-8)			ns
twH(CNTR)	CNTR ₀ , CNTR ₁ input '	'H" pulse width	tc(CNTR)/2-20			ns
twL(CNTR)	CNTR ₀ , CNTR ₁ input '	'L" pulse width	tc(CNTR)/2-20			ns
twH(INT)	INTo, INT1 input "H" pu	ulse width	230			ns
twL(INT)	INTo, INT1 input "L" pu	llse width	230			ns
tc(SCLK)	Serial I/O clock input of	ycle time	2000			ns
twH(SCLK)	Serial I/O clock input "	H" pulse width	950			ns
twL(SCLK)	Serial I/O clock input "	Serial I/O clock input "L" pulse width				ns
tsu(RxD-SCLK)	Serial I/O input setup t	Serial I/O input setup time				ns
th(SCLK-RxD)	Serial I/O input hold tir	ne	200			ns

Table 21 Switching characteristics 1

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to $85^{\circ}C$, unless otherwise noted)

Symbol	Parameter		Limits			Unit
Symbol	Faranteter	Min.	Тур.	Max.	Offic	
twH(SCLK)	Serial I/O clock output "H" pulse width	tc(SCLK)/2-30			ns	
twL(SCLK)	Serial I/O clock output "L" pulse width		tc(SCLK)/2-30			ns
td(SCLK-SOUT)	Serial I/O output delay time	(Note 1)			140	ns
tv(Sclk-Sout)	Serial I/O output valid time	(Note 1)	-30			ns
tr(SCLK)	Serial I/O clock output rising time				30	ns
tf(SCLK)	Serial I/O clock output falling time				30	ns
tr(CMOS)	CMOS output rising time P20–P27				200	ns
	CMOS output rising time P30-P34, P44-P47,			25	40	ns
	P50-P57, P60-P64	(Note 2)				
tf(CMOS)	CMOS output falling time	(Note 2)		25	40	ns

Notes 1: When the P55/SOUT P-channel output disable bit of the serial I/O control register (bit 4 of address 001D16) is "0."

Table 22 Switching characteristics 2

(Vcc = 1.8 to 4.0 V (2.2 to 4.0 V for One Time PROM version), Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
Symbol	Farameter	Min.	Тур.	Max.	Offic	
twH(SCLK)	Serial I/O clock output "H" pulse width	tc(Sclk)/2-80			ns	
twL(SCLK)	Serial I/O clock output "L" pulse width		tc(Sclk)/2-80			ns
td(SCLK-SOUT)	Serial I/O output delay time	(Note 1)			350	ns
tv(Sclk-Sout)	Serial I/O output valid time	(Note 1)	-30			ns
tr(SCLK)	Serial I/O clock output rising time				80	ns
tf(SCLK)	Serial I/O clock output falling time				80	ns
tr(CMOS)	CMOS output rising time P20–P27				400	ns
	CMOS output rising time P30-P34, P44-P47,			60	120	ns
	P50-P57, P60-P64	(Note 2)				
tf(CMOS)	CMOS output falling time	(Note 2)		60	120	ns

Notes 1: When the P55/Sout P-channel output disable bit of the serial I/O control register (bit 4 of address 001D16) is "0."

^{2:} The XOUT, XCOUT pins are excluded.




Fig. 50 Circuit for measuring output switching characteristics

^{2:} The XOUT, XCOUT pins are excluded.





Fig. 51 Timing chart

PACKAGE OUTLINE


64P6U-A

Plastic 64pin 14X14mm body LQFP



64P6Q-A

Plastic 64pin 10×10mm body LQFP



REVISION HISTORY

38C1 GROUP DATA SHEET

Rev.	Date		Description	
		Page	Summary	
1.0	01/16/02		First Edition	
2.0	03/28/02	1	FEATURES; • Interrupts and • Power dissipation revised.	
		4	PIN DESCRIPTION; VL1–VL3 $0 \le VL1 \le VL2 \le VL3 \rightarrow 0 \le VL1 \le VL2 < VL3$	
		6	Table 2; Date revised. Jan. \rightarrow Mar.	
		10	Fig. 7; Bits 3 and 6 Description added.	
		12	Fig. 10; Address 000716 Port P3 direction register (P3D)	
			Address 000816 "ADKEY pin selection" added.	
		14	Table 5; Note 2 revised.	
		18	$\textbf{INTERRUPTS; } \underline{\textbf{fourteen}} \ \textbf{sources} \rightarrow \underline{\textbf{thirteen}} \ \textbf{sources, } \underline{\textbf{eight}} \ \textbf{internal} \rightarrow \underline{\textbf{seven}} \ \textbf{internal}$	
		20	Fig. 17; PULL register A Bit $\underline{2}$ = "1" \rightarrow PULL register Bit $\underline{3}$ = "1"	
		27	 ◆ A/D Converter description added. 	
		28	ADKEY Control Circuit; Description revised all.	
			Fig. 27; Figure title and note "pin" added.	
		32	Common Pin and Duty Ratio Control; Description added.	
			Table 9; Note revised.	
		36	Fig. 35; Bits 0 and 1 Functional description revised.	
			RRF register; Description revised.	
		41	Fig. 43; Low-speed mode CM3 = 1 \rightarrow CM3 = $\frac{* \text{ (Note 9)}}{}$	
		44	(3) line 5; voltage and temperature \rightarrow voltage <u>or/</u> and temperature	
		47 to 54	ELECTRICAL CHARACTERISTICS; Most contents revised.	
		47	Table 12; Vcc revised, VL3 and Notes added.	
		49	Table 14; Note revised.	
		51	Table 16; Most contents revised.	
		52	Table 17; Added.	
			Table 18; Most contents revised.	
		53	Table 20; "(2.2 to 4.0 V for One Time PROM version)" added.	
		54	Table 22; "(2.2 to 4.0 V for One Time PROM version)" added.	
		56	PACKAGE OUTLINE revised.	
2.1	05/09/02	6	Fig. 4 and Table 2; Revised.	
		10	[CPU Mode Register (CPUM)]; Description revised.	
		16	Fig. 13; Revised.	
		22	Timer X, ■ Note on count source selection bit; Description revised.	
		25	Fig. 23; Note revised.	
		39	Clock generating circuit; Note revised.	
		47	Table 12;	
		4-5	"H" input voltage ADKEY0-ADKEY3, "L" input voltage ADKEY0-ADKEY3 eliminated.	
		49	Table 14; Note 3 added.	
		52	Table 17; "H" input voltage ADKEY0–ADKEY3, "L" input voltage ADKEY0–ADKEY3 added.	

REVISION HISTORY

38C1 GROUP DATA SHEET

Rev.	Date		Description	
		Page	Summary	
2.2	Nov. 07, 2003	25	■ Notes on Serial I/O added.	
		27	[A/D Control Register (ADCON)] 003416	
			Also, when the bit 4 is "1", do not write "0" to bit 3 by program.	
		28	Please do not write "0" in the AD conversion completion bit	
			5th item;	
			Return operation by reset, STOP or WIT under A/D conversion operation at	
			selecting ADKEY function is performed.	
		46	Table 11 Absolute Maximum Ratings	
			Vi Input voltage CNVss (Mask ROM version) \rightarrow -0.3 to Vcc+0.3	
		47	Vcc when oscillation starts revised.	
			Note 2 revised.	
		49	Table 14 Recommended operating conditions;	
			f(CNTR ₀), f(CNTR ₁) and f(X _{IN}) revised.	
			Note 4 added.	
		51	Table 16 Electrical characteristics revised.	
		52	Table 17 A/D characteristics recommended operating condition; f(XIN) revised.	
			Table 18 A/D converter characteristics; ABS revised.	
	D 04 0000	54	Table 21, 22 Switching characteristics; tr(CMOS) revised.	
2.30	Dec. 24, 2003	6	Fig.4 "Under development" eliminated.	
		13	Description about Port P0 added.	
		14	I/O Format of P0o/SEG0–P07/SEG7 revised.	
		38	Oscillation Control (1) Stop mode; Description revised. Six 40 a resistant is added to XOVE trip and Six title revised.	
		45	Fig. 40 a resistor is added to XOUT pin nd Fig. title revised.	
240	Jun. 14, 2004	45 All pages	DATA REQUIRED FOR MASK ORDERS: URL revised. Words standardized: On ship applicator, A/D convertor.	
240	Juli. 14, 2004	All pages	Words standardized: On-chip oscillator, A/D converter	

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, and are subject to change by Renesas Technology Corp. grams and algorithms represents information on orther reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or

- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany

Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001